Back to home page

OSCL-LXR

 
 

    


0001 [
0002     {
0003         "ArchStdEvent": "L1I_CACHE_REFILL"
0004     },
0005     {
0006         "ArchStdEvent": "L1I_TLB_REFILL"
0007     },
0008     {
0009         "ArchStdEvent": "L1D_CACHE_REFILL"
0010     },
0011     {
0012         "ArchStdEvent": "L1D_CACHE"
0013     },
0014     {
0015         "ArchStdEvent": "L1D_TLB_REFILL"
0016     },
0017     {
0018         "ArchStdEvent": "L1I_CACHE"
0019     },
0020     {
0021         "ArchStdEvent": "L1D_CACHE_WB"
0022     },
0023     {
0024         "ArchStdEvent": "L2D_CACHE"
0025     },
0026     {
0027         "ArchStdEvent": "L2D_CACHE_REFILL"
0028     },
0029     {
0030         "ArchStdEvent": "L2D_CACHE_WB"
0031     },
0032     {
0033         "ArchStdEvent": "L1D_CACHE_ALLOCATE"
0034     },
0035     {
0036         "ArchStdEvent": "L2D_CACHE_ALLOCATE"
0037     },
0038     {
0039         "ArchStdEvent": "L1D_TLB"
0040     },
0041     {
0042         "ArchStdEvent": "L1I_TLB"
0043     },
0044     {
0045         "ArchStdEvent": "L3D_CACHE_ALLOCATE"
0046     },
0047     {
0048         "ArchStdEvent": "L3D_CACHE_REFILL"
0049     },
0050     {
0051         "ArchStdEvent": "L3D_CACHE"
0052     },
0053     {
0054         "ArchStdEvent": "L2D_TLB_REFILL"
0055     },
0056     {
0057         "ArchStdEvent": "L2D_TLB"
0058     },
0059     {
0060         "ArchStdEvent": "DTLB_WALK"
0061     },
0062     {
0063         "ArchStdEvent": "ITLB_WALK"
0064     },
0065     {
0066         "ArchStdEvent": "LL_CACHE_RD"
0067     },
0068     {
0069         "ArchStdEvent": "LL_CACHE_MISS_RD"
0070     },
0071     {
0072         "ArchStdEvent": "L1D_CACHE_RD"
0073     },
0074     {
0075         "ArchStdEvent": "L1D_CACHE_WR"
0076     },
0077     {
0078         "ArchStdEvent": "L1D_CACHE_REFILL_RD"
0079     },
0080     {
0081         "ArchStdEvent": "L1D_CACHE_REFILL_WR"
0082     },
0083     {
0084         "ArchStdEvent": "L1D_CACHE_REFILL_INNER"
0085     },
0086     {
0087         "ArchStdEvent": "L1D_CACHE_REFILL_OUTER"
0088     },
0089     {
0090         "ArchStdEvent": "L2D_CACHE_RD"
0091     },
0092     {
0093         "ArchStdEvent": "L2D_CACHE_WR"
0094     },
0095     {
0096         "ArchStdEvent": "L2D_CACHE_REFILL_RD"
0097     },
0098     {
0099         "ArchStdEvent": "L2D_CACHE_REFILL_WR"
0100     },
0101     {
0102         "ArchStdEvent": "L3D_CACHE_RD"
0103     },
0104     {
0105         "ArchStdEvent": "L3D_CACHE_REFILL_RD"
0106     }
0107 ]