OSCL-LXR |
|
|
|
|||
0001 /* SPDX-License-Identifier: GPL-2.0 0002 * 0003 * mt8186-audsys-clk.h -- Mediatek 8186 audsys clock definition 0004 * 0005 * Copyright (c) 2022 MediaTek Inc. 0006 * Author: Trevor Wu <trevor.wu@mediatek.com> 0007 */ 0008 0009 #ifndef _MT8186_AUDSYS_CLK_H_ 0010 #define _MT8186_AUDSYS_CLK_H_ 0011 0012 int mt8186_audsys_clk_register(struct mtk_base_afe *afe); 0013 void mt8186_audsys_clk_unregister(struct mtk_base_afe *afe); 0014 0015 #endif
| [ Source navigation ] | [ Diff markup ] | [ Identifier search ] | [ general search ] |
|
This page was automatically generated by the 2.1.0 LXR engine. The LXR team |
|