Back to home page

OSCL-LXR

 
 

    


0001 // SPDX-License-Identifier: GPL-2.0-only
0002 /*
0003  * wm8510.c  --  WM8510 ALSA Soc Audio driver
0004  *
0005  * Copyright 2006 Wolfson Microelectronics PLC.
0006  *
0007  * Author: Liam Girdwood <lrg@slimlogic.co.uk>
0008  */
0009 
0010 #include <linux/module.h>
0011 #include <linux/moduleparam.h>
0012 #include <linux/kernel.h>
0013 #include <linux/init.h>
0014 #include <linux/delay.h>
0015 #include <linux/pm.h>
0016 #include <linux/i2c.h>
0017 #include <linux/spi/spi.h>
0018 #include <linux/slab.h>
0019 #include <linux/of_device.h>
0020 #include <linux/regmap.h>
0021 #include <sound/core.h>
0022 #include <sound/pcm.h>
0023 #include <sound/pcm_params.h>
0024 #include <sound/soc.h>
0025 #include <sound/initval.h>
0026 
0027 #include "wm8510.h"
0028 
0029 /*
0030  * wm8510 register cache
0031  * We can't read the WM8510 register space when we are
0032  * using 2 wire for device control, so we cache them instead.
0033  */
0034 static const struct reg_default wm8510_reg_defaults[] = {
0035     {  1, 0x0000 },
0036     {  2, 0x0000 },
0037     {  3, 0x0000 },
0038     {  4, 0x0050 },
0039     {  5, 0x0000 },
0040     {  6, 0x0140 },
0041     {  7, 0x0000 },
0042     {  8, 0x0000 },
0043     {  9, 0x0000 },
0044     { 10, 0x0000 },
0045     { 11, 0x00ff },
0046     { 12, 0x0000 },
0047     { 13, 0x0000 },
0048     { 14, 0x0100 },
0049     { 15, 0x00ff },
0050     { 16, 0x0000 },
0051     { 17, 0x0000 },
0052     { 18, 0x012c },
0053     { 19, 0x002c },
0054     { 20, 0x002c },
0055     { 21, 0x002c },
0056     { 22, 0x002c },
0057     { 23, 0x0000 },
0058     { 24, 0x0032 },
0059     { 25, 0x0000 },
0060     { 26, 0x0000 },
0061     { 27, 0x0000 },
0062     { 28, 0x0000 },
0063     { 29, 0x0000 },
0064     { 30, 0x0000 },
0065     { 31, 0x0000 },
0066     { 32, 0x0038 },
0067     { 33, 0x000b },
0068     { 34, 0x0032 },
0069     { 35, 0x0000 },
0070     { 36, 0x0008 },
0071     { 37, 0x000c },
0072     { 38, 0x0093 },
0073     { 39, 0x00e9 },
0074     { 40, 0x0000 },
0075     { 41, 0x0000 },
0076     { 42, 0x0000 },
0077     { 43, 0x0000 },
0078     { 44, 0x0003 },
0079     { 45, 0x0010 },
0080     { 46, 0x0000 },
0081     { 47, 0x0000 },
0082     { 48, 0x0000 },
0083     { 49, 0x0002 },
0084     { 50, 0x0001 },
0085     { 51, 0x0000 },
0086     { 52, 0x0000 },
0087     { 53, 0x0000 },
0088     { 54, 0x0039 },
0089     { 55, 0x0000 },
0090     { 56, 0x0001 },
0091 };
0092 
0093 static bool wm8510_volatile(struct device *dev, unsigned int reg)
0094 {
0095     switch (reg) {
0096     case WM8510_RESET:
0097         return true;
0098     default:
0099         return false;
0100     }
0101 }
0102 
0103 #define WM8510_POWER1_BIASEN  0x08
0104 #define WM8510_POWER1_BUFIOEN 0x10
0105 
0106 #define wm8510_reset(c) snd_soc_component_write(c, WM8510_RESET, 0)
0107 
0108 /* codec private data */
0109 struct wm8510_priv {
0110     struct regmap *regmap;
0111 };
0112 
0113 static const char *wm8510_companding[] = { "Off", "NC", "u-law", "A-law" };
0114 static const char *wm8510_deemp[] = { "None", "32kHz", "44.1kHz", "48kHz" };
0115 static const char *wm8510_alc[] = { "ALC", "Limiter" };
0116 
0117 static const struct soc_enum wm8510_enum[] = {
0118     SOC_ENUM_SINGLE(WM8510_COMP, 1, 4, wm8510_companding), /* adc */
0119     SOC_ENUM_SINGLE(WM8510_COMP, 3, 4, wm8510_companding), /* dac */
0120     SOC_ENUM_SINGLE(WM8510_DAC,  4, 4, wm8510_deemp),
0121     SOC_ENUM_SINGLE(WM8510_ALC3,  8, 2, wm8510_alc),
0122 };
0123 
0124 static const struct snd_kcontrol_new wm8510_snd_controls[] = {
0125 
0126 SOC_SINGLE("Digital Loopback Switch", WM8510_COMP, 0, 1, 0),
0127 
0128 SOC_ENUM("DAC Companding", wm8510_enum[1]),
0129 SOC_ENUM("ADC Companding", wm8510_enum[0]),
0130 
0131 SOC_ENUM("Playback De-emphasis", wm8510_enum[2]),
0132 SOC_SINGLE("DAC Inversion Switch", WM8510_DAC, 0, 1, 0),
0133 
0134 SOC_SINGLE("Master Playback Volume", WM8510_DACVOL, 0, 127, 0),
0135 
0136 SOC_SINGLE("High Pass Filter Switch", WM8510_ADC, 8, 1, 0),
0137 SOC_SINGLE("High Pass Cut Off", WM8510_ADC, 4, 7, 0),
0138 SOC_SINGLE("ADC Inversion Switch", WM8510_COMP, 0, 1, 0),
0139 
0140 SOC_SINGLE("Capture Volume", WM8510_ADCVOL,  0, 127, 0),
0141 
0142 SOC_SINGLE("DAC Playback Limiter Switch", WM8510_DACLIM1,  8, 1, 0),
0143 SOC_SINGLE("DAC Playback Limiter Decay", WM8510_DACLIM1,  4, 15, 0),
0144 SOC_SINGLE("DAC Playback Limiter Attack", WM8510_DACLIM1,  0, 15, 0),
0145 
0146 SOC_SINGLE("DAC Playback Limiter Threshold", WM8510_DACLIM2,  4, 7, 0),
0147 SOC_SINGLE("DAC Playback Limiter Boost", WM8510_DACLIM2,  0, 15, 0),
0148 
0149 SOC_SINGLE("ALC Enable Switch", WM8510_ALC1,  8, 1, 0),
0150 SOC_SINGLE("ALC Capture Max Gain", WM8510_ALC1,  3, 7, 0),
0151 SOC_SINGLE("ALC Capture Min Gain", WM8510_ALC1,  0, 7, 0),
0152 
0153 SOC_SINGLE("ALC Capture ZC Switch", WM8510_ALC2,  8, 1, 0),
0154 SOC_SINGLE("ALC Capture Hold", WM8510_ALC2,  4, 7, 0),
0155 SOC_SINGLE("ALC Capture Target", WM8510_ALC2,  0, 15, 0),
0156 
0157 SOC_ENUM("ALC Capture Mode", wm8510_enum[3]),
0158 SOC_SINGLE("ALC Capture Decay", WM8510_ALC3,  4, 15, 0),
0159 SOC_SINGLE("ALC Capture Attack", WM8510_ALC3,  0, 15, 0),
0160 
0161 SOC_SINGLE("ALC Capture Noise Gate Switch", WM8510_NGATE,  3, 1, 0),
0162 SOC_SINGLE("ALC Capture Noise Gate Threshold", WM8510_NGATE,  0, 7, 0),
0163 
0164 SOC_SINGLE("Capture PGA ZC Switch", WM8510_INPPGA,  7, 1, 0),
0165 SOC_SINGLE("Capture PGA Volume", WM8510_INPPGA,  0, 63, 0),
0166 
0167 SOC_SINGLE("Speaker Playback ZC Switch", WM8510_SPKVOL,  7, 1, 0),
0168 SOC_SINGLE("Speaker Playback Switch", WM8510_SPKVOL,  6, 1, 1),
0169 SOC_SINGLE("Speaker Playback Volume", WM8510_SPKVOL,  0, 63, 0),
0170 SOC_SINGLE("Speaker Boost", WM8510_OUTPUT, 2, 1, 0),
0171 
0172 SOC_SINGLE("Capture Boost(+20dB)", WM8510_ADCBOOST,  8, 1, 0),
0173 SOC_SINGLE("Mono Playback Switch", WM8510_MONOMIX, 6, 1, 1),
0174 };
0175 
0176 /* Speaker Output Mixer */
0177 static const struct snd_kcontrol_new wm8510_speaker_mixer_controls[] = {
0178 SOC_DAPM_SINGLE("Line Bypass Switch", WM8510_SPKMIX, 1, 1, 0),
0179 SOC_DAPM_SINGLE("Aux Playback Switch", WM8510_SPKMIX, 5, 1, 0),
0180 SOC_DAPM_SINGLE("PCM Playback Switch", WM8510_SPKMIX, 0, 1, 0),
0181 };
0182 
0183 /* Mono Output Mixer */
0184 static const struct snd_kcontrol_new wm8510_mono_mixer_controls[] = {
0185 SOC_DAPM_SINGLE("Line Bypass Switch", WM8510_MONOMIX, 1, 1, 0),
0186 SOC_DAPM_SINGLE("Aux Playback Switch", WM8510_MONOMIX, 2, 1, 0),
0187 SOC_DAPM_SINGLE("PCM Playback Switch", WM8510_MONOMIX, 0, 1, 0),
0188 };
0189 
0190 static const struct snd_kcontrol_new wm8510_boost_controls[] = {
0191 SOC_DAPM_SINGLE("Mic PGA Switch", WM8510_INPPGA,  6, 1, 1),
0192 SOC_DAPM_SINGLE("Aux Volume", WM8510_ADCBOOST, 0, 7, 0),
0193 SOC_DAPM_SINGLE("Mic Volume", WM8510_ADCBOOST, 4, 7, 0),
0194 };
0195 
0196 static const struct snd_kcontrol_new wm8510_micpga_controls[] = {
0197 SOC_DAPM_SINGLE("MICP Switch", WM8510_INPUT, 0, 1, 0),
0198 SOC_DAPM_SINGLE("MICN Switch", WM8510_INPUT, 1, 1, 0),
0199 SOC_DAPM_SINGLE("AUX Switch", WM8510_INPUT, 2, 1, 0),
0200 };
0201 
0202 static const struct snd_soc_dapm_widget wm8510_dapm_widgets[] = {
0203 SND_SOC_DAPM_MIXER("Speaker Mixer", WM8510_POWER3, 2, 0,
0204     &wm8510_speaker_mixer_controls[0],
0205     ARRAY_SIZE(wm8510_speaker_mixer_controls)),
0206 SND_SOC_DAPM_MIXER("Mono Mixer", WM8510_POWER3, 3, 0,
0207     &wm8510_mono_mixer_controls[0],
0208     ARRAY_SIZE(wm8510_mono_mixer_controls)),
0209 SND_SOC_DAPM_DAC("DAC", "HiFi Playback", WM8510_POWER3, 0, 0),
0210 SND_SOC_DAPM_ADC("ADC", "HiFi Capture", WM8510_POWER2, 0, 0),
0211 SND_SOC_DAPM_PGA("Aux Input", WM8510_POWER1, 6, 0, NULL, 0),
0212 SND_SOC_DAPM_PGA("SpkN Out", WM8510_POWER3, 5, 0, NULL, 0),
0213 SND_SOC_DAPM_PGA("SpkP Out", WM8510_POWER3, 6, 0, NULL, 0),
0214 SND_SOC_DAPM_PGA("Mono Out", WM8510_POWER3, 7, 0, NULL, 0),
0215 
0216 SND_SOC_DAPM_MIXER("Mic PGA", WM8510_POWER2, 2, 0,
0217            &wm8510_micpga_controls[0],
0218            ARRAY_SIZE(wm8510_micpga_controls)),
0219 SND_SOC_DAPM_MIXER("Boost Mixer", WM8510_POWER2, 4, 0,
0220     &wm8510_boost_controls[0],
0221     ARRAY_SIZE(wm8510_boost_controls)),
0222 
0223 SND_SOC_DAPM_MICBIAS("Mic Bias", WM8510_POWER1, 4, 0),
0224 
0225 SND_SOC_DAPM_INPUT("MICN"),
0226 SND_SOC_DAPM_INPUT("MICP"),
0227 SND_SOC_DAPM_INPUT("AUX"),
0228 SND_SOC_DAPM_OUTPUT("MONOOUT"),
0229 SND_SOC_DAPM_OUTPUT("SPKOUTP"),
0230 SND_SOC_DAPM_OUTPUT("SPKOUTN"),
0231 };
0232 
0233 static const struct snd_soc_dapm_route wm8510_dapm_routes[] = {
0234     /* Mono output mixer */
0235     {"Mono Mixer", "PCM Playback Switch", "DAC"},
0236     {"Mono Mixer", "Aux Playback Switch", "Aux Input"},
0237     {"Mono Mixer", "Line Bypass Switch", "Boost Mixer"},
0238 
0239     /* Speaker output mixer */
0240     {"Speaker Mixer", "PCM Playback Switch", "DAC"},
0241     {"Speaker Mixer", "Aux Playback Switch", "Aux Input"},
0242     {"Speaker Mixer", "Line Bypass Switch", "Boost Mixer"},
0243 
0244     /* Outputs */
0245     {"Mono Out", NULL, "Mono Mixer"},
0246     {"MONOOUT", NULL, "Mono Out"},
0247     {"SpkN Out", NULL, "Speaker Mixer"},
0248     {"SpkP Out", NULL, "Speaker Mixer"},
0249     {"SPKOUTN", NULL, "SpkN Out"},
0250     {"SPKOUTP", NULL, "SpkP Out"},
0251 
0252     /* Microphone PGA */
0253     {"Mic PGA", "MICN Switch", "MICN"},
0254     {"Mic PGA", "MICP Switch", "MICP"},
0255     { "Mic PGA", "AUX Switch", "Aux Input" },
0256 
0257     /* Boost Mixer */
0258     {"Boost Mixer", "Mic PGA Switch", "Mic PGA"},
0259     {"Boost Mixer", "Mic Volume", "MICP"},
0260     {"Boost Mixer", "Aux Volume", "Aux Input"},
0261 
0262     {"ADC", NULL, "Boost Mixer"},
0263 };
0264 
0265 struct pll_ {
0266     unsigned int pre_div:4; /* prescale - 1 */
0267     unsigned int n:4;
0268     unsigned int k;
0269 };
0270 
0271 static struct pll_ pll_div;
0272 
0273 /* The size in bits of the pll divide multiplied by 10
0274  * to allow rounding later */
0275 #define FIXED_PLL_SIZE ((1 << 24) * 10)
0276 
0277 static void pll_factors(unsigned int target, unsigned int source)
0278 {
0279     unsigned long long Kpart;
0280     unsigned int K, Ndiv, Nmod;
0281 
0282     Ndiv = target / source;
0283     if (Ndiv < 6) {
0284         source >>= 1;
0285         pll_div.pre_div = 1;
0286         Ndiv = target / source;
0287     } else
0288         pll_div.pre_div = 0;
0289 
0290     if ((Ndiv < 6) || (Ndiv > 12))
0291         printk(KERN_WARNING
0292             "WM8510 N value %u outwith recommended range!d\n",
0293             Ndiv);
0294 
0295     pll_div.n = Ndiv;
0296     Nmod = target % source;
0297     Kpart = FIXED_PLL_SIZE * (long long)Nmod;
0298 
0299     do_div(Kpart, source);
0300 
0301     K = Kpart & 0xFFFFFFFF;
0302 
0303     /* Check if we need to round */
0304     if ((K % 10) >= 5)
0305         K += 5;
0306 
0307     /* Move down to proper range now rounding is done */
0308     K /= 10;
0309 
0310     pll_div.k = K;
0311 }
0312 
0313 static int wm8510_set_dai_pll(struct snd_soc_dai *codec_dai, int pll_id,
0314         int source, unsigned int freq_in, unsigned int freq_out)
0315 {
0316     struct snd_soc_component *component = codec_dai->component;
0317     u16 reg;
0318 
0319     if (freq_in == 0 || freq_out == 0) {
0320         /* Clock CODEC directly from MCLK */
0321         reg = snd_soc_component_read(component, WM8510_CLOCK);
0322         snd_soc_component_write(component, WM8510_CLOCK, reg & 0x0ff);
0323 
0324         /* Turn off PLL */
0325         reg = snd_soc_component_read(component, WM8510_POWER1);
0326         snd_soc_component_write(component, WM8510_POWER1, reg & 0x1df);
0327         return 0;
0328     }
0329 
0330     pll_factors(freq_out*4, freq_in);
0331 
0332     snd_soc_component_write(component, WM8510_PLLN, (pll_div.pre_div << 4) | pll_div.n);
0333     snd_soc_component_write(component, WM8510_PLLK1, pll_div.k >> 18);
0334     snd_soc_component_write(component, WM8510_PLLK2, (pll_div.k >> 9) & 0x1ff);
0335     snd_soc_component_write(component, WM8510_PLLK3, pll_div.k & 0x1ff);
0336     reg = snd_soc_component_read(component, WM8510_POWER1);
0337     snd_soc_component_write(component, WM8510_POWER1, reg | 0x020);
0338 
0339     /* Run CODEC from PLL instead of MCLK */
0340     reg = snd_soc_component_read(component, WM8510_CLOCK);
0341     snd_soc_component_write(component, WM8510_CLOCK, reg | 0x100);
0342 
0343     return 0;
0344 }
0345 
0346 /*
0347  * Configure WM8510 clock dividers.
0348  */
0349 static int wm8510_set_dai_clkdiv(struct snd_soc_dai *codec_dai,
0350         int div_id, int div)
0351 {
0352     struct snd_soc_component *component = codec_dai->component;
0353     u16 reg;
0354 
0355     switch (div_id) {
0356     case WM8510_OPCLKDIV:
0357         reg = snd_soc_component_read(component, WM8510_GPIO) & 0x1cf;
0358         snd_soc_component_write(component, WM8510_GPIO, reg | div);
0359         break;
0360     case WM8510_MCLKDIV:
0361         reg = snd_soc_component_read(component, WM8510_CLOCK) & 0x11f;
0362         snd_soc_component_write(component, WM8510_CLOCK, reg | div);
0363         break;
0364     case WM8510_ADCCLK:
0365         reg = snd_soc_component_read(component, WM8510_ADC) & 0x1f7;
0366         snd_soc_component_write(component, WM8510_ADC, reg | div);
0367         break;
0368     case WM8510_DACCLK:
0369         reg = snd_soc_component_read(component, WM8510_DAC) & 0x1f7;
0370         snd_soc_component_write(component, WM8510_DAC, reg | div);
0371         break;
0372     case WM8510_BCLKDIV:
0373         reg = snd_soc_component_read(component, WM8510_CLOCK) & 0x1e3;
0374         snd_soc_component_write(component, WM8510_CLOCK, reg | div);
0375         break;
0376     default:
0377         return -EINVAL;
0378     }
0379 
0380     return 0;
0381 }
0382 
0383 static int wm8510_set_dai_fmt(struct snd_soc_dai *codec_dai,
0384         unsigned int fmt)
0385 {
0386     struct snd_soc_component *component = codec_dai->component;
0387     u16 iface = 0;
0388     u16 clk = snd_soc_component_read(component, WM8510_CLOCK) & 0x1fe;
0389 
0390     /* set master/slave audio interface */
0391     switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
0392     case SND_SOC_DAIFMT_CBM_CFM:
0393         clk |= 0x0001;
0394         break;
0395     case SND_SOC_DAIFMT_CBS_CFS:
0396         break;
0397     default:
0398         return -EINVAL;
0399     }
0400 
0401     /* interface format */
0402     switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
0403     case SND_SOC_DAIFMT_I2S:
0404         iface |= 0x0010;
0405         break;
0406     case SND_SOC_DAIFMT_RIGHT_J:
0407         break;
0408     case SND_SOC_DAIFMT_LEFT_J:
0409         iface |= 0x0008;
0410         break;
0411     case SND_SOC_DAIFMT_DSP_A:
0412         iface |= 0x00018;
0413         break;
0414     default:
0415         return -EINVAL;
0416     }
0417 
0418     /* clock inversion */
0419     switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
0420     case SND_SOC_DAIFMT_NB_NF:
0421         break;
0422     case SND_SOC_DAIFMT_IB_IF:
0423         iface |= 0x0180;
0424         break;
0425     case SND_SOC_DAIFMT_IB_NF:
0426         iface |= 0x0100;
0427         break;
0428     case SND_SOC_DAIFMT_NB_IF:
0429         iface |= 0x0080;
0430         break;
0431     default:
0432         return -EINVAL;
0433     }
0434 
0435     snd_soc_component_write(component, WM8510_IFACE, iface);
0436     snd_soc_component_write(component, WM8510_CLOCK, clk);
0437     return 0;
0438 }
0439 
0440 static int wm8510_pcm_hw_params(struct snd_pcm_substream *substream,
0441                 struct snd_pcm_hw_params *params,
0442                 struct snd_soc_dai *dai)
0443 {
0444     struct snd_soc_component *component = dai->component;
0445     u16 iface = snd_soc_component_read(component, WM8510_IFACE) & 0x19f;
0446     u16 adn = snd_soc_component_read(component, WM8510_ADD) & 0x1f1;
0447 
0448     /* bit size */
0449     switch (params_width(params)) {
0450     case 16:
0451         break;
0452     case 20:
0453         iface |= 0x0020;
0454         break;
0455     case 24:
0456         iface |= 0x0040;
0457         break;
0458     case 32:
0459         iface |= 0x0060;
0460         break;
0461     }
0462 
0463     /* filter coefficient */
0464     switch (params_rate(params)) {
0465     case 8000:
0466         adn |= 0x5 << 1;
0467         break;
0468     case 11025:
0469         adn |= 0x4 << 1;
0470         break;
0471     case 16000:
0472         adn |= 0x3 << 1;
0473         break;
0474     case 22050:
0475         adn |= 0x2 << 1;
0476         break;
0477     case 32000:
0478         adn |= 0x1 << 1;
0479         break;
0480     case 44100:
0481     case 48000:
0482         break;
0483     }
0484 
0485     snd_soc_component_write(component, WM8510_IFACE, iface);
0486     snd_soc_component_write(component, WM8510_ADD, adn);
0487     return 0;
0488 }
0489 
0490 static int wm8510_mute(struct snd_soc_dai *dai, int mute, int direction)
0491 {
0492     struct snd_soc_component *component = dai->component;
0493     u16 mute_reg = snd_soc_component_read(component, WM8510_DAC) & 0xffbf;
0494 
0495     if (mute)
0496         snd_soc_component_write(component, WM8510_DAC, mute_reg | 0x40);
0497     else
0498         snd_soc_component_write(component, WM8510_DAC, mute_reg);
0499     return 0;
0500 }
0501 
0502 /* liam need to make this lower power with dapm */
0503 static int wm8510_set_bias_level(struct snd_soc_component *component,
0504     enum snd_soc_bias_level level)
0505 {
0506     struct wm8510_priv *wm8510 = snd_soc_component_get_drvdata(component);
0507     u16 power1 = snd_soc_component_read(component, WM8510_POWER1) & ~0x3;
0508 
0509     switch (level) {
0510     case SND_SOC_BIAS_ON:
0511     case SND_SOC_BIAS_PREPARE:
0512         power1 |= 0x1;  /* VMID 50k */
0513         snd_soc_component_write(component, WM8510_POWER1, power1);
0514         break;
0515 
0516     case SND_SOC_BIAS_STANDBY:
0517         power1 |= WM8510_POWER1_BIASEN | WM8510_POWER1_BUFIOEN;
0518 
0519         if (snd_soc_component_get_bias_level(component) == SND_SOC_BIAS_OFF) {
0520             regcache_sync(wm8510->regmap);
0521 
0522             /* Initial cap charge at VMID 5k */
0523             snd_soc_component_write(component, WM8510_POWER1, power1 | 0x3);
0524             mdelay(100);
0525         }
0526 
0527         power1 |= 0x2;  /* VMID 500k */
0528         snd_soc_component_write(component, WM8510_POWER1, power1);
0529         break;
0530 
0531     case SND_SOC_BIAS_OFF:
0532         snd_soc_component_write(component, WM8510_POWER1, 0);
0533         snd_soc_component_write(component, WM8510_POWER2, 0);
0534         snd_soc_component_write(component, WM8510_POWER3, 0);
0535         break;
0536     }
0537 
0538     return 0;
0539 }
0540 
0541 #define WM8510_RATES (SNDRV_PCM_RATE_8000 | SNDRV_PCM_RATE_11025 |\
0542         SNDRV_PCM_RATE_16000 | SNDRV_PCM_RATE_22050 |\
0543         SNDRV_PCM_RATE_44100 | SNDRV_PCM_RATE_48000)
0544 
0545 #define WM8510_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S20_3LE |\
0546     SNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_S32_LE)
0547 
0548 static const struct snd_soc_dai_ops wm8510_dai_ops = {
0549     .hw_params  = wm8510_pcm_hw_params,
0550     .mute_stream    = wm8510_mute,
0551     .set_fmt    = wm8510_set_dai_fmt,
0552     .set_clkdiv = wm8510_set_dai_clkdiv,
0553     .set_pll    = wm8510_set_dai_pll,
0554     .no_capture_mute = 1,
0555 };
0556 
0557 static struct snd_soc_dai_driver wm8510_dai = {
0558     .name = "wm8510-hifi",
0559     .playback = {
0560         .stream_name = "Playback",
0561         .channels_min = 2,
0562         .channels_max = 2,
0563         .rates = WM8510_RATES,
0564         .formats = WM8510_FORMATS,},
0565     .capture = {
0566         .stream_name = "Capture",
0567         .channels_min = 2,
0568         .channels_max = 2,
0569         .rates = WM8510_RATES,
0570         .formats = WM8510_FORMATS,},
0571     .ops = &wm8510_dai_ops,
0572     .symmetric_rate = 1,
0573 };
0574 
0575 static int wm8510_probe(struct snd_soc_component *component)
0576 {
0577     wm8510_reset(component);
0578 
0579     return 0;
0580 }
0581 
0582 static const struct snd_soc_component_driver soc_component_dev_wm8510 = {
0583     .probe          = wm8510_probe,
0584     .set_bias_level     = wm8510_set_bias_level,
0585     .controls       = wm8510_snd_controls,
0586     .num_controls       = ARRAY_SIZE(wm8510_snd_controls),
0587     .dapm_widgets       = wm8510_dapm_widgets,
0588     .num_dapm_widgets   = ARRAY_SIZE(wm8510_dapm_widgets),
0589     .dapm_routes        = wm8510_dapm_routes,
0590     .num_dapm_routes    = ARRAY_SIZE(wm8510_dapm_routes),
0591     .suspend_bias_off   = 1,
0592     .idle_bias_on       = 1,
0593     .use_pmdown_time    = 1,
0594     .endianness     = 1,
0595 };
0596 
0597 static const struct of_device_id wm8510_of_match[] = {
0598     { .compatible = "wlf,wm8510" },
0599     { },
0600 };
0601 MODULE_DEVICE_TABLE(of, wm8510_of_match);
0602 
0603 static const struct regmap_config wm8510_regmap = {
0604     .reg_bits = 7,
0605     .val_bits = 9,
0606     .max_register = WM8510_MONOMIX,
0607 
0608     .reg_defaults = wm8510_reg_defaults,
0609     .num_reg_defaults = ARRAY_SIZE(wm8510_reg_defaults),
0610     .cache_type = REGCACHE_RBTREE,
0611 
0612     .volatile_reg = wm8510_volatile,
0613 };
0614 
0615 #if defined(CONFIG_SPI_MASTER)
0616 static int wm8510_spi_probe(struct spi_device *spi)
0617 {
0618     struct wm8510_priv *wm8510;
0619     int ret;
0620 
0621     wm8510 = devm_kzalloc(&spi->dev, sizeof(struct wm8510_priv),
0622                   GFP_KERNEL);
0623     if (wm8510 == NULL)
0624         return -ENOMEM;
0625 
0626     wm8510->regmap = devm_regmap_init_spi(spi, &wm8510_regmap);
0627     if (IS_ERR(wm8510->regmap))
0628         return PTR_ERR(wm8510->regmap);
0629 
0630     spi_set_drvdata(spi, wm8510);
0631 
0632     ret = devm_snd_soc_register_component(&spi->dev,
0633             &soc_component_dev_wm8510, &wm8510_dai, 1);
0634 
0635     return ret;
0636 }
0637 
0638 static struct spi_driver wm8510_spi_driver = {
0639     .driver = {
0640         .name   = "wm8510",
0641         .of_match_table = wm8510_of_match,
0642     },
0643     .probe      = wm8510_spi_probe,
0644 };
0645 #endif /* CONFIG_SPI_MASTER */
0646 
0647 #if IS_ENABLED(CONFIG_I2C)
0648 static int wm8510_i2c_probe(struct i2c_client *i2c)
0649 {
0650     struct wm8510_priv *wm8510;
0651     int ret;
0652 
0653     wm8510 = devm_kzalloc(&i2c->dev, sizeof(struct wm8510_priv),
0654                   GFP_KERNEL);
0655     if (wm8510 == NULL)
0656         return -ENOMEM;
0657 
0658     wm8510->regmap = devm_regmap_init_i2c(i2c, &wm8510_regmap);
0659     if (IS_ERR(wm8510->regmap))
0660         return PTR_ERR(wm8510->regmap);
0661 
0662     i2c_set_clientdata(i2c, wm8510);
0663 
0664     ret = devm_snd_soc_register_component(&i2c->dev,
0665             &soc_component_dev_wm8510, &wm8510_dai, 1);
0666 
0667     return ret;
0668 }
0669 
0670 static const struct i2c_device_id wm8510_i2c_id[] = {
0671     { "wm8510", 0 },
0672     { }
0673 };
0674 MODULE_DEVICE_TABLE(i2c, wm8510_i2c_id);
0675 
0676 static struct i2c_driver wm8510_i2c_driver = {
0677     .driver = {
0678         .name = "wm8510",
0679         .of_match_table = wm8510_of_match,
0680     },
0681     .probe_new = wm8510_i2c_probe,
0682     .id_table = wm8510_i2c_id,
0683 };
0684 #endif
0685 
0686 static int __init wm8510_modinit(void)
0687 {
0688     int ret = 0;
0689 #if IS_ENABLED(CONFIG_I2C)
0690     ret = i2c_add_driver(&wm8510_i2c_driver);
0691     if (ret != 0) {
0692         printk(KERN_ERR "Failed to register WM8510 I2C driver: %d\n",
0693                ret);
0694     }
0695 #endif
0696 #if defined(CONFIG_SPI_MASTER)
0697     ret = spi_register_driver(&wm8510_spi_driver);
0698     if (ret != 0) {
0699         printk(KERN_ERR "Failed to register WM8510 SPI driver: %d\n",
0700                ret);
0701     }
0702 #endif
0703     return ret;
0704 }
0705 module_init(wm8510_modinit);
0706 
0707 static void __exit wm8510_exit(void)
0708 {
0709 #if IS_ENABLED(CONFIG_I2C)
0710     i2c_del_driver(&wm8510_i2c_driver);
0711 #endif
0712 #if defined(CONFIG_SPI_MASTER)
0713     spi_unregister_driver(&wm8510_spi_driver);
0714 #endif
0715 }
0716 module_exit(wm8510_exit);
0717 
0718 MODULE_DESCRIPTION("ASoC WM8510 driver");
0719 MODULE_AUTHOR("Liam Girdwood");
0720 MODULE_LICENSE("GPL");