0001
0002
0003
0004
0005
0006
0007
0008
0009 #ifndef __DT_BINDINGS_PMU_EXYNOS_PPMU_H
0010 #define __DT_BINDINGS_PMU_EXYNOS_PPMU_H
0011
0012 #define PPMU_RO_BUSY_CYCLE_CNT 0x0
0013 #define PPMU_WO_BUSY_CYCLE_CNT 0x1
0014 #define PPMU_RW_BUSY_CYCLE_CNT 0x2
0015 #define PPMU_RO_REQUEST_CNT 0x3
0016 #define PPMU_WO_REQUEST_CNT 0x4
0017 #define PPMU_RO_DATA_CNT 0x5
0018 #define PPMU_WO_DATA_CNT 0x6
0019 #define PPMU_RO_LATENCY 0x12
0020 #define PPMU_WO_LATENCY 0x16
0021 #define PPMU_V2_RO_DATA_CNT 0x4
0022 #define PPMU_V2_WO_DATA_CNT 0x5
0023 #define PPMU_V2_EVT3_RW_DATA_CNT 0x22
0024
0025 #endif