Back to home page

OSCL-LXR

 
 

    


0001 /* SPDX-License-Identifier: GPL-2.0-only */
0002 /*
0003  * Copyright (c) 2020 The Linux Foundation. All rights reserved.
0004  */
0005 
0006 #ifndef _DT_BINDINGS_QCOM_SPMI_VADC_PMK8350_H
0007 #define _DT_BINDINGS_QCOM_SPMI_VADC_PMK8350_H
0008 
0009 #ifndef PMK8350_SID
0010 #define PMK8350_SID                 0
0011 #endif
0012 
0013 /* ADC channels for PMK8350_ADC for PMIC7 */
0014 #define PMK8350_ADC7_REF_GND            (PMK8350_SID << 8 | 0x0)
0015 #define PMK8350_ADC7_1P25VREF           (PMK8350_SID << 8 | 0x01)
0016 #define PMK8350_ADC7_VREF_VADC          (PMK8350_SID << 8 | 0x02)
0017 #define PMK8350_ADC7_DIE_TEMP           (PMK8350_SID << 8 | 0x03)
0018 
0019 #define PMK8350_ADC7_AMUX_THM1          (PMK8350_SID << 8 | 0x04)
0020 #define PMK8350_ADC7_AMUX_THM2          (PMK8350_SID << 8 | 0x05)
0021 #define PMK8350_ADC7_AMUX_THM3          (PMK8350_SID << 8 | 0x06)
0022 #define PMK8350_ADC7_AMUX_THM4          (PMK8350_SID << 8 | 0x07)
0023 #define PMK8350_ADC7_AMUX_THM5          (PMK8350_SID << 8 | 0x08)
0024 
0025 /* 30k pull-up1 */
0026 #define PMK8350_ADC7_AMUX_THM1_30K_PU       (PMK8350_SID << 8 | 0x24)
0027 #define PMK8350_ADC7_AMUX_THM2_30K_PU       (PMK8350_SID << 8 | 0x25)
0028 #define PMK8350_ADC7_AMUX_THM3_30K_PU       (PMK8350_SID << 8 | 0x26)
0029 #define PMK8350_ADC7_AMUX_THM4_30K_PU       (PMK8350_SID << 8 | 0x27)
0030 #define PMK8350_ADC7_AMUX_THM5_30K_PU       (PMK8350_SID << 8 | 0x28)
0031 
0032 /* 100k pull-up2 */
0033 #define PMK8350_ADC7_AMUX_THM1_100K_PU      (PMK8350_SID << 8 | 0x44)
0034 #define PMK8350_ADC7_AMUX_THM2_100K_PU      (PMK8350_SID << 8 | 0x45)
0035 #define PMK8350_ADC7_AMUX_THM3_100K_PU      (PMK8350_SID << 8 | 0x46)
0036 #define PMK8350_ADC7_AMUX_THM4_100K_PU      (PMK8350_SID << 8 | 0x47)
0037 #define PMK8350_ADC7_AMUX_THM5_100K_PU      (PMK8350_SID << 8 | 0x48)
0038 
0039 /* 400k pull-up3 */
0040 #define PMK8350_ADC7_AMUX_THM1_400K_PU      (PMK8350_SID << 8 | 0x64)
0041 #define PMK8350_ADC7_AMUX_THM2_400K_PU      (PMK8350_SID << 8 | 0x65)
0042 #define PMK8350_ADC7_AMUX_THM3_400K_PU      (PMK8350_SID << 8 | 0x66)
0043 #define PMK8350_ADC7_AMUX_THM4_400K_PU      (PMK8350_SID << 8 | 0x67)
0044 #define PMK8350_ADC7_AMUX_THM5_400K_PU      (PMK8350_SID << 8 | 0x68)
0045 
0046 #endif /* _DT_BINDINGS_QCOM_SPMI_VADC_PMK8350_H */