0001
0002
0003
0004
0005
0006 #ifndef _DT_BINDINGS_CLK_QCOM_CAM_CC_SM8450_H
0007 #define _DT_BINDINGS_CLK_QCOM_CAM_CC_SM8450_H
0008
0009
0010 #define CAM_CC_BPS_AHB_CLK 0
0011 #define CAM_CC_BPS_CLK 1
0012 #define CAM_CC_BPS_CLK_SRC 2
0013 #define CAM_CC_BPS_FAST_AHB_CLK 3
0014 #define CAM_CC_CAMNOC_AXI_CLK 4
0015 #define CAM_CC_CAMNOC_AXI_CLK_SRC 5
0016 #define CAM_CC_CAMNOC_DCD_XO_CLK 6
0017 #define CAM_CC_CCI_0_CLK 7
0018 #define CAM_CC_CCI_0_CLK_SRC 8
0019 #define CAM_CC_CCI_1_CLK 9
0020 #define CAM_CC_CCI_1_CLK_SRC 10
0021 #define CAM_CC_CORE_AHB_CLK 11
0022 #define CAM_CC_CPAS_AHB_CLK 12
0023 #define CAM_CC_CPAS_BPS_CLK 13
0024 #define CAM_CC_CPAS_FAST_AHB_CLK 14
0025 #define CAM_CC_CPAS_IFE_0_CLK 15
0026 #define CAM_CC_CPAS_IFE_1_CLK 16
0027 #define CAM_CC_CPAS_IFE_2_CLK 17
0028 #define CAM_CC_CPAS_IFE_LITE_CLK 18
0029 #define CAM_CC_CPAS_IPE_NPS_CLK 19
0030 #define CAM_CC_CPAS_SBI_CLK 20
0031 #define CAM_CC_CPAS_SFE_0_CLK 21
0032 #define CAM_CC_CPAS_SFE_1_CLK 22
0033 #define CAM_CC_CPHY_RX_CLK_SRC 23
0034 #define CAM_CC_CSI0PHYTIMER_CLK 24
0035 #define CAM_CC_CSI0PHYTIMER_CLK_SRC 25
0036 #define CAM_CC_CSI1PHYTIMER_CLK 26
0037 #define CAM_CC_CSI1PHYTIMER_CLK_SRC 27
0038 #define CAM_CC_CSI2PHYTIMER_CLK 28
0039 #define CAM_CC_CSI2PHYTIMER_CLK_SRC 29
0040 #define CAM_CC_CSI3PHYTIMER_CLK 30
0041 #define CAM_CC_CSI3PHYTIMER_CLK_SRC 31
0042 #define CAM_CC_CSI4PHYTIMER_CLK 32
0043 #define CAM_CC_CSI4PHYTIMER_CLK_SRC 33
0044 #define CAM_CC_CSI5PHYTIMER_CLK 34
0045 #define CAM_CC_CSI5PHYTIMER_CLK_SRC 35
0046 #define CAM_CC_CSID_CLK 36
0047 #define CAM_CC_CSID_CLK_SRC 37
0048 #define CAM_CC_CSID_CSIPHY_RX_CLK 38
0049 #define CAM_CC_CSIPHY0_CLK 39
0050 #define CAM_CC_CSIPHY1_CLK 40
0051 #define CAM_CC_CSIPHY2_CLK 41
0052 #define CAM_CC_CSIPHY3_CLK 42
0053 #define CAM_CC_CSIPHY4_CLK 43
0054 #define CAM_CC_CSIPHY5_CLK 44
0055 #define CAM_CC_FAST_AHB_CLK_SRC 45
0056 #define CAM_CC_GDSC_CLK 46
0057 #define CAM_CC_ICP_AHB_CLK 47
0058 #define CAM_CC_ICP_CLK 48
0059 #define CAM_CC_ICP_CLK_SRC 49
0060 #define CAM_CC_IFE_0_CLK 50
0061 #define CAM_CC_IFE_0_CLK_SRC 51
0062 #define CAM_CC_IFE_0_DSP_CLK 52
0063 #define CAM_CC_IFE_0_FAST_AHB_CLK 53
0064 #define CAM_CC_IFE_1_CLK 54
0065 #define CAM_CC_IFE_1_CLK_SRC 55
0066 #define CAM_CC_IFE_1_DSP_CLK 56
0067 #define CAM_CC_IFE_1_FAST_AHB_CLK 57
0068 #define CAM_CC_IFE_2_CLK 58
0069 #define CAM_CC_IFE_2_CLK_SRC 59
0070 #define CAM_CC_IFE_2_DSP_CLK 60
0071 #define CAM_CC_IFE_2_FAST_AHB_CLK 61
0072 #define CAM_CC_IFE_LITE_AHB_CLK 62
0073 #define CAM_CC_IFE_LITE_CLK 63
0074 #define CAM_CC_IFE_LITE_CLK_SRC 64
0075 #define CAM_CC_IFE_LITE_CPHY_RX_CLK 65
0076 #define CAM_CC_IFE_LITE_CSID_CLK 66
0077 #define CAM_CC_IFE_LITE_CSID_CLK_SRC 67
0078 #define CAM_CC_IPE_NPS_AHB_CLK 68
0079 #define CAM_CC_IPE_NPS_CLK 69
0080 #define CAM_CC_IPE_NPS_CLK_SRC 70
0081 #define CAM_CC_IPE_NPS_FAST_AHB_CLK 71
0082 #define CAM_CC_IPE_PPS_CLK 72
0083 #define CAM_CC_IPE_PPS_FAST_AHB_CLK 73
0084 #define CAM_CC_JPEG_CLK 74
0085 #define CAM_CC_JPEG_CLK_SRC 75
0086 #define CAM_CC_MCLK0_CLK 76
0087 #define CAM_CC_MCLK0_CLK_SRC 77
0088 #define CAM_CC_MCLK1_CLK 78
0089 #define CAM_CC_MCLK1_CLK_SRC 79
0090 #define CAM_CC_MCLK2_CLK 80
0091 #define CAM_CC_MCLK2_CLK_SRC 81
0092 #define CAM_CC_MCLK3_CLK 82
0093 #define CAM_CC_MCLK3_CLK_SRC 83
0094 #define CAM_CC_MCLK4_CLK 84
0095 #define CAM_CC_MCLK4_CLK_SRC 85
0096 #define CAM_CC_MCLK5_CLK 86
0097 #define CAM_CC_MCLK5_CLK_SRC 87
0098 #define CAM_CC_MCLK6_CLK 88
0099 #define CAM_CC_MCLK6_CLK_SRC 89
0100 #define CAM_CC_MCLK7_CLK 90
0101 #define CAM_CC_MCLK7_CLK_SRC 91
0102 #define CAM_CC_PLL0 92
0103 #define CAM_CC_PLL0_OUT_EVEN 93
0104 #define CAM_CC_PLL0_OUT_ODD 94
0105 #define CAM_CC_PLL1 95
0106 #define CAM_CC_PLL1_OUT_EVEN 96
0107 #define CAM_CC_PLL2 97
0108 #define CAM_CC_PLL3 98
0109 #define CAM_CC_PLL3_OUT_EVEN 99
0110 #define CAM_CC_PLL4 100
0111 #define CAM_CC_PLL4_OUT_EVEN 101
0112 #define CAM_CC_PLL5 102
0113 #define CAM_CC_PLL5_OUT_EVEN 103
0114 #define CAM_CC_PLL6 104
0115 #define CAM_CC_PLL6_OUT_EVEN 105
0116 #define CAM_CC_PLL7 106
0117 #define CAM_CC_PLL7_OUT_EVEN 107
0118 #define CAM_CC_PLL8 108
0119 #define CAM_CC_PLL8_OUT_EVEN 109
0120 #define CAM_CC_QDSS_DEBUG_CLK 110
0121 #define CAM_CC_QDSS_DEBUG_CLK_SRC 111
0122 #define CAM_CC_QDSS_DEBUG_XO_CLK 112
0123 #define CAM_CC_SBI_AHB_CLK 113
0124 #define CAM_CC_SBI_CLK 114
0125 #define CAM_CC_SFE_0_CLK 115
0126 #define CAM_CC_SFE_0_CLK_SRC 116
0127 #define CAM_CC_SFE_0_FAST_AHB_CLK 117
0128 #define CAM_CC_SFE_1_CLK 118
0129 #define CAM_CC_SFE_1_CLK_SRC 119
0130 #define CAM_CC_SFE_1_FAST_AHB_CLK 120
0131 #define CAM_CC_SLEEP_CLK 121
0132 #define CAM_CC_SLEEP_CLK_SRC 122
0133 #define CAM_CC_SLOW_AHB_CLK_SRC 123
0134 #define CAM_CC_XO_CLK_SRC 124
0135
0136
0137 #define CAM_CC_BPS_BCR 0
0138 #define CAM_CC_ICP_BCR 1
0139 #define CAM_CC_IFE_0_BCR 2
0140 #define CAM_CC_IFE_1_BCR 3
0141 #define CAM_CC_IFE_2_BCR 4
0142 #define CAM_CC_IPE_0_BCR 5
0143 #define CAM_CC_QDSS_DEBUG_BCR 6
0144 #define CAM_CC_SBI_BCR 7
0145 #define CAM_CC_SFE_0_BCR 8
0146 #define CAM_CC_SFE_1_BCR 9
0147
0148
0149 #define BPS_GDSC 0
0150 #define IPE_0_GDSC 1
0151 #define SBI_GDSC 2
0152 #define IFE_0_GDSC 3
0153 #define IFE_1_GDSC 4
0154 #define IFE_2_GDSC 5
0155 #define SFE_0_GDSC 6
0156 #define SFE_1_GDSC 7
0157 #define TITAN_TOP_GDSC 8
0158
0159 #endif