0001
0002
0003
0004
0005
0006
0007 #ifndef _DT_BINDINGS_CLK_QCOM_GPU_CC_SM6350_H
0008 #define _DT_BINDINGS_CLK_QCOM_GPU_CC_SM6350_H
0009
0010
0011 #define GPU_CC_PLL0 0
0012 #define GPU_CC_PLL1 1
0013 #define GPU_CC_ACD_AHB_CLK 2
0014 #define GPU_CC_ACD_CXO_CLK 3
0015 #define GPU_CC_AHB_CLK 4
0016 #define GPU_CC_CRC_AHB_CLK 5
0017 #define GPU_CC_CX_GFX3D_CLK 6
0018 #define GPU_CC_CX_GFX3D_SLV_CLK 7
0019 #define GPU_CC_CX_GMU_CLK 8
0020 #define GPU_CC_CX_SNOC_DVM_CLK 9
0021 #define GPU_CC_CXO_AON_CLK 10
0022 #define GPU_CC_CXO_CLK 11
0023 #define GPU_CC_GMU_CLK_SRC 12
0024 #define GPU_CC_GX_CXO_CLK 13
0025 #define GPU_CC_GX_GFX3D_CLK 14
0026 #define GPU_CC_GX_GFX3D_CLK_SRC 15
0027 #define GPU_CC_GX_GMU_CLK 16
0028 #define GPU_CC_GX_VSENSE_CLK 17
0029
0030
0031 #define GPU_CC_CRC_DIV 0
0032
0033
0034 #define GPU_CX_GDSC 0
0035 #define GPU_GX_GDSC 1
0036
0037 #endif