Back to home page

OSCL-LXR

 
 

    


0001 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
0002 /*
0003  * Device Tree For RD-AC5X.
0004  *
0005  * Copyright (C) 2021 Marvell
0006  * Copyright (C) 2022 Allied Telesis Labs
0007  */
0008 /*
0009  * Device Tree file for Marvell Alleycat 5X development board
0010  * This board file supports the B configuration of the board
0011  */
0012 
0013 /dts-v1/;
0014 
0015 #include "ac5-98dx35xx.dtsi"
0016 
0017 / {
0018         model = "Marvell RD-AC5X Board";
0019         compatible = "marvell,rd-ac5x", "marvell,ac5x", "marvell,ac5";
0020 
0021         aliases {
0022                 serial0 = &uart0;
0023                 spiflash0 = &spiflash0;
0024                 gpio0 = &gpio0;
0025                 gpio1 = &gpio1;
0026                 ethernet0 = &eth0;
0027                 ethernet1 = &eth1;
0028         };
0029 
0030         memory@0 {
0031                 device_type = "memory";
0032                 reg = <0x2 0x00000000 0x0 0x40000000>;
0033         };
0034 
0035         usb1phy: usb-phy {
0036                 compatible = "usb-nop-xceiv";
0037                 #phy-cells = <0>;
0038         };
0039 };
0040 
0041 &mdio {
0042         phy0: ethernet-phy@0 {
0043                 reg = <0>;
0044         };
0045 };
0046 
0047 &i2c0 {
0048         status = "okay";
0049 };
0050 
0051 &i2c1 {
0052         status = "okay";
0053 };
0054 
0055 &eth0 {
0056         status = "okay";
0057         phy-handle = <&phy0>;
0058 };
0059 
0060 /* USB0 is a host USB */
0061 &usb0 {
0062         status = "okay";
0063 };
0064 
0065 /* USB1 is a peripheral USB */
0066 &usb1 {
0067         status = "okay";
0068         phys = <&usb1phy>;
0069         phy-names = "usb-phy";
0070         dr_mode = "peripheral";
0071 };
0072 
0073 &spi0 {
0074         status = "okay";
0075 
0076         spiflash0: flash@0 {
0077                 compatible = "jedec,spi-nor";
0078                 spi-max-frequency = <50000000>;
0079                 spi-tx-bus-width = <1>; /* 1-single, 2-dual, 4-quad */
0080                 spi-rx-bus-width = <1>; /* 1-single, 2-dual, 4-quad */
0081                 reg = <0>;
0082 
0083                 #address-cells = <1>;
0084                 #size-cells = <1>;
0085 
0086                 partition@0 {
0087                         label = "spi_flash_part0";
0088                         reg = <0x0 0x800000>;
0089                 };
0090 
0091                 parition@1 {
0092                         label = "spi_flash_part1";
0093                         reg = <0x800000 0x700000>;
0094                 };
0095 
0096                 parition@2 {
0097                         label = "spi_flash_part2";
0098                         reg = <0xF00000 0x100000>;
0099                 };
0100         };
0101 };