Back to home page

OSCL-LXR

 
 

    


0001 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
0002 /*
0003  * Copyright (c) 2016 Endless Computers, Inc.
0004  * Author: Carlo Caione <carlo@endlessm.com>
0005  */
0006 
0007 /dts-v1/;
0008 
0009 #include <dt-bindings/input/input.h>
0010 
0011 #include "meson-gxm.dtsi"
0012 #include "meson-gx-p23x-q20x.dtsi"
0013 
0014 / {
0015         compatible = "amlogic,q200", "amlogic,s912", "amlogic,meson-gxm";
0016         model = "Amlogic Meson GXM (S912) Q200 Development Board";
0017 
0018         adc-keys {
0019                 compatible = "adc-keys";
0020                 io-channels = <&saradc 0>;
0021                 io-channel-names = "buttons";
0022                 keyup-threshold-microvolt = <1710000>;
0023 
0024                 button-function {
0025                         label = "Update";
0026                         linux,code = <KEY_VENDOR>;
0027                         press-threshold-microvolt = <10000>;
0028                 };
0029         };
0030 
0031         gpio-keys-polled {
0032                 compatible = "gpio-keys-polled";
0033                 poll-interval = <100>;
0034 
0035                 button {
0036                         label = "power";
0037                         linux,code = <KEY_POWER>;
0038                         gpios = <&gpio_ao GPIOAO_2 GPIO_ACTIVE_LOW>;
0039                 };
0040         };
0041 };
0042 
0043 /* Q200 has exclusive choice between internal or external PHY */
0044 &ethmac {
0045         pinctrl-0 = <&eth_pins>;
0046         pinctrl-names = "default";
0047 
0048         /* Select external PHY by default */
0049         phy-handle = <&external_phy>;
0050 
0051         amlogic,tx-delay-ns = <2>;
0052 
0053         /* External PHY is in RGMII */
0054         phy-mode = "rgmii";
0055 };
0056 
0057 &external_mdio {
0058         external_phy: ethernet-phy@0 {
0059                 /* Realtek RTL8211F (0x001cc916) */
0060                 reg = <0>;
0061                 max-speed = <1000>;
0062 
0063                 /* External PHY reset is shared with internal PHY Led signal */
0064                 reset-assert-us = <10000>;
0065                 reset-deassert-us = <80000>;
0066                 reset-gpios = <&gpio GPIOZ_14 GPIO_ACTIVE_LOW>;
0067 
0068                 interrupt-parent = <&gpio_intc>;
0069                 /* MAC_INTR on GPIOZ_15 */
0070                 interrupts = <25 IRQ_TYPE_LEVEL_LOW>;
0071         };
0072 };
0073 
0074 &sd_emmc_a {
0075         brcmf: wifi@1 {
0076                 reg = <1>;
0077                 compatible = "brcm,bcm4329-fmac";
0078         };
0079 };