Back to home page

OSCL-LXR

 
 

    


0001 // SPDX-License-Identifier: GPL-2.0
0002 /*
0003  * Samsung's S3C6410 SoC device tree source
0004  *
0005  * Copyright (c) 2013 Tomasz Figa <tomasz.figa@gmail.com>
0006  *
0007  * Samsung's S3C6410 SoC device nodes are listed in this file. S3C6410
0008  * based board files can include this file and provide values for board specfic
0009  * bindings.
0010  *
0011  * Note: This file does not include device nodes for all the controllers in
0012  * S3C6410 SoC. As device tree coverage for S3C6410 increases, additional
0013  * nodes can be added to this file.
0014  */
0015 
0016 #include "s3c64xx.dtsi"
0017 
0018 / {
0019         compatible = "samsung,s3c6410";
0020 
0021         aliases {
0022                 i2c1 = &i2c1;
0023         };
0024 };
0025 
0026 &vic0 {
0027         valid-mask = <0xffffff7f>;
0028         valid-wakeup-mask = <0x00200004>;
0029 };
0030 
0031 &vic1 {
0032         valid-mask = <0xffffffff>;
0033         valid-wakeup-mask = <0x53020000>;
0034 };
0035 
0036 &soc {
0037         clocks: clock-controller@7e00f000 {
0038                 compatible = "samsung,s3c6410-clock";
0039                 reg = <0x7e00f000 0x1000>;
0040                 #clock-cells = <1>;
0041         };
0042 
0043         i2c1: i2c@7f00f000 {
0044                 compatible = "samsung,s3c2440-i2c";
0045                 reg = <0x7f00f000 0x1000>;
0046                 interrupt-parent = <&vic0>;
0047                 interrupts = <5>;
0048                 clock-names = "i2c";
0049                 clocks = <&clocks PCLK_IIC1>;
0050                 status = "disabled";
0051                 #address-cells = <1>;
0052                 #size-cells = <0>;
0053         };
0054 };