0001
0002
0003 #define pr_fmt(fmt) "irq_timings: " fmt
0004
0005 #include <linux/kernel.h>
0006 #include <linux/percpu.h>
0007 #include <linux/slab.h>
0008 #include <linux/static_key.h>
0009 #include <linux/init.h>
0010 #include <linux/interrupt.h>
0011 #include <linux/idr.h>
0012 #include <linux/irq.h>
0013 #include <linux/math64.h>
0014 #include <linux/log2.h>
0015
0016 #include <trace/events/irq.h>
0017
0018 #include "internals.h"
0019
0020 DEFINE_STATIC_KEY_FALSE(irq_timing_enabled);
0021
0022 DEFINE_PER_CPU(struct irq_timings, irq_timings);
0023
0024 static DEFINE_IDR(irqt_stats);
0025
0026 void irq_timings_enable(void)
0027 {
0028 static_branch_enable(&irq_timing_enabled);
0029 }
0030
0031 void irq_timings_disable(void)
0032 {
0033 static_branch_disable(&irq_timing_enabled);
0034 }
0035
0036
0037
0038
0039
0040
0041
0042
0043
0044
0045
0046
0047
0048
0049
0050
0051
0052
0053
0054
0055
0056
0057
0058
0059
0060
0061
0062
0063
0064
0065
0066
0067
0068
0069
0070
0071
0072
0073
0074
0075
0076
0077
0078
0079
0080
0081
0082
0083
0084
0085
0086
0087
0088
0089
0090
0091
0092
0093
0094
0095
0096
0097
0098
0099
0100
0101
0102
0103
0104
0105
0106
0107
0108
0109
0110
0111
0112
0113
0114
0115
0116
0117
0118
0119
0120
0121
0122
0123
0124
0125
0126
0127
0128
0129
0130
0131
0132
0133
0134
0135
0136
0137
0138
0139
0140
0141
0142
0143
0144
0145
0146
0147
0148
0149
0150
0151
0152
0153
0154
0155
0156
0157
0158
0159
0160
0161
0162
0163
0164
0165
0166
0167
0168
0169
0170
0171
0172
0173
0174
0175
0176
0177
0178
0179
0180
0181
0182
0183
0184
0185
0186
0187
0188
0189
0190
0191
0192
0193
0194
0195
0196
0197
0198
0199
0200
0201
0202
0203
0204
0205
0206
0207
0208
0209
0210
0211
0212
0213
0214
0215
0216
0217
0218
0219
0220
0221
0222
0223
0224
0225
0226
0227
0228
0229
0230
0231
0232
0233
0234
0235
0236
0237
0238
0239
0240
0241
0242
0243
0244
0245
0246
0247
0248
0249
0250
0251
0252
0253
0254
0255
0256
0257
0258
0259
0260
0261
0262
0263 #define EMA_ALPHA_VAL 64
0264 #define EMA_ALPHA_SHIFT 7
0265
0266 #define PREDICTION_PERIOD_MIN 3
0267 #define PREDICTION_PERIOD_MAX 5
0268 #define PREDICTION_FACTOR 4
0269 #define PREDICTION_MAX 10
0270 #define PREDICTION_BUFFER_SIZE 16
0271
0272
0273
0274
0275
0276
0277
0278
0279
0280
0281 #define for_each_irqts(i, irqts) \
0282 for (i = irqts->count < IRQ_TIMINGS_SIZE ? \
0283 0 : irqts->count & IRQ_TIMINGS_MASK, \
0284 irqts->count = min(IRQ_TIMINGS_SIZE, \
0285 irqts->count); \
0286 irqts->count > 0; irqts->count--, \
0287 i = (i + 1) & IRQ_TIMINGS_MASK)
0288
0289 struct irqt_stat {
0290 u64 last_ts;
0291 u64 ema_time[PREDICTION_BUFFER_SIZE];
0292 int timings[IRQ_TIMINGS_SIZE];
0293 int circ_timings[IRQ_TIMINGS_SIZE];
0294 int count;
0295 };
0296
0297
0298
0299
0300 static u64 irq_timings_ema_new(u64 value, u64 ema_old)
0301 {
0302 s64 diff;
0303
0304 if (unlikely(!ema_old))
0305 return value;
0306
0307 diff = (value - ema_old) * EMA_ALPHA_VAL;
0308
0309
0310
0311
0312
0313
0314 return ema_old + (diff >> EMA_ALPHA_SHIFT);
0315 }
0316
0317 static int irq_timings_next_event_index(int *buffer, size_t len, int period_max)
0318 {
0319 int period;
0320
0321
0322
0323
0324
0325 buffer = &buffer[len - (period_max * 3)];
0326
0327
0328 len = period_max * 3;
0329
0330
0331
0332
0333
0334
0335
0336
0337 for (period = period_max; period >= PREDICTION_PERIOD_MIN; period--) {
0338
0339
0340
0341
0342
0343
0344
0345 int idx = period;
0346 size_t size = period;
0347
0348
0349
0350
0351
0352
0353
0354 while (!memcmp(buffer, &buffer[idx], size * sizeof(int))) {
0355
0356
0357
0358
0359 idx += size;
0360
0361
0362
0363
0364
0365
0366 if (idx == len)
0367 return buffer[len % period];
0368
0369
0370
0371
0372
0373
0374 if (len - idx < period)
0375 size = len - idx;
0376 }
0377 }
0378
0379 return -1;
0380 }
0381
0382 static u64 __irq_timings_next_event(struct irqt_stat *irqs, int irq, u64 now)
0383 {
0384 int index, i, period_max, count, start, min = INT_MAX;
0385
0386 if ((now - irqs->last_ts) >= NSEC_PER_SEC) {
0387 irqs->count = irqs->last_ts = 0;
0388 return U64_MAX;
0389 }
0390
0391
0392
0393
0394
0395
0396 period_max = irqs->count > (3 * PREDICTION_PERIOD_MAX) ?
0397 PREDICTION_PERIOD_MAX : irqs->count / 3;
0398
0399
0400
0401
0402
0403 if (period_max <= PREDICTION_PERIOD_MIN)
0404 return U64_MAX;
0405
0406
0407
0408
0409 count = irqs->count < IRQ_TIMINGS_SIZE ?
0410 irqs->count : IRQ_TIMINGS_SIZE;
0411
0412 start = irqs->count < IRQ_TIMINGS_SIZE ?
0413 0 : (irqs->count & IRQ_TIMINGS_MASK);
0414
0415
0416
0417
0418
0419
0420
0421 for (i = 0; i < count; i++) {
0422 int index = (start + i) & IRQ_TIMINGS_MASK;
0423
0424 irqs->timings[i] = irqs->circ_timings[index];
0425 min = min_t(int, irqs->timings[i], min);
0426 }
0427
0428 index = irq_timings_next_event_index(irqs->timings, count, period_max);
0429 if (index < 0)
0430 return irqs->last_ts + irqs->ema_time[min];
0431
0432 return irqs->last_ts + irqs->ema_time[index];
0433 }
0434
0435 static __always_inline int irq_timings_interval_index(u64 interval)
0436 {
0437
0438
0439
0440
0441 u64 interval_us = (interval >> 10) / PREDICTION_FACTOR;
0442
0443 return likely(interval_us) ? ilog2(interval_us) : 0;
0444 }
0445
0446 static __always_inline void __irq_timings_store(int irq, struct irqt_stat *irqs,
0447 u64 interval)
0448 {
0449 int index;
0450
0451
0452
0453
0454 index = irq_timings_interval_index(interval);
0455
0456 if (index > PREDICTION_BUFFER_SIZE - 1) {
0457 irqs->count = 0;
0458 return;
0459 }
0460
0461
0462
0463
0464
0465 irqs->circ_timings[irqs->count & IRQ_TIMINGS_MASK] = index;
0466
0467 irqs->ema_time[index] = irq_timings_ema_new(interval,
0468 irqs->ema_time[index]);
0469
0470 irqs->count++;
0471 }
0472
0473 static inline void irq_timings_store(int irq, struct irqt_stat *irqs, u64 ts)
0474 {
0475 u64 old_ts = irqs->last_ts;
0476 u64 interval;
0477
0478
0479
0480
0481
0482 irqs->last_ts = ts;
0483
0484
0485
0486
0487
0488
0489 interval = ts - old_ts;
0490
0491
0492
0493
0494
0495
0496
0497
0498
0499
0500
0501
0502 if (interval >= NSEC_PER_SEC) {
0503 irqs->count = 0;
0504 return;
0505 }
0506
0507 __irq_timings_store(irq, irqs, interval);
0508 }
0509
0510
0511
0512
0513
0514
0515
0516
0517
0518
0519
0520
0521
0522
0523
0524
0525
0526
0527
0528
0529
0530
0531
0532
0533
0534
0535
0536 u64 irq_timings_next_event(u64 now)
0537 {
0538 struct irq_timings *irqts = this_cpu_ptr(&irq_timings);
0539 struct irqt_stat *irqs;
0540 struct irqt_stat __percpu *s;
0541 u64 ts, next_evt = U64_MAX;
0542 int i, irq = 0;
0543
0544
0545
0546
0547
0548
0549 lockdep_assert_irqs_disabled();
0550
0551 if (!irqts->count)
0552 return next_evt;
0553
0554
0555
0556
0557
0558
0559
0560
0561
0562
0563
0564
0565
0566
0567
0568 for_each_irqts(i, irqts) {
0569 irq = irq_timing_decode(irqts->values[i], &ts);
0570 s = idr_find(&irqt_stats, irq);
0571 if (s)
0572 irq_timings_store(irq, this_cpu_ptr(s), ts);
0573 }
0574
0575
0576
0577
0578
0579 idr_for_each_entry(&irqt_stats, s, i) {
0580
0581 irqs = this_cpu_ptr(s);
0582
0583 ts = __irq_timings_next_event(irqs, i, now);
0584 if (ts <= now)
0585 return now;
0586
0587 if (ts < next_evt)
0588 next_evt = ts;
0589 }
0590
0591 return next_evt;
0592 }
0593
0594 void irq_timings_free(int irq)
0595 {
0596 struct irqt_stat __percpu *s;
0597
0598 s = idr_find(&irqt_stats, irq);
0599 if (s) {
0600 free_percpu(s);
0601 idr_remove(&irqt_stats, irq);
0602 }
0603 }
0604
0605 int irq_timings_alloc(int irq)
0606 {
0607 struct irqt_stat __percpu *s;
0608 int id;
0609
0610
0611
0612
0613
0614
0615
0616 s = idr_find(&irqt_stats, irq);
0617 if (s)
0618 return 0;
0619
0620 s = alloc_percpu(*s);
0621 if (!s)
0622 return -ENOMEM;
0623
0624 idr_preload(GFP_KERNEL);
0625 id = idr_alloc(&irqt_stats, s, irq, irq + 1, GFP_NOWAIT);
0626 idr_preload_end();
0627
0628 if (id < 0) {
0629 free_percpu(s);
0630 return id;
0631 }
0632
0633 return 0;
0634 }
0635
0636 #ifdef CONFIG_TEST_IRQ_TIMINGS
0637 struct timings_intervals {
0638 u64 *intervals;
0639 size_t count;
0640 };
0641
0642
0643
0644
0645 static u64 intervals0[] __initdata = {
0646 10000, 50000, 200000, 500000,
0647 10000, 50000, 200000, 500000,
0648 10000, 50000, 200000, 500000,
0649 10000, 50000, 200000, 500000,
0650 10000, 50000, 200000, 500000,
0651 10000, 50000, 200000, 500000,
0652 10000, 50000, 200000, 500000,
0653 10000, 50000, 200000, 500000,
0654 10000, 50000, 200000,
0655 };
0656
0657 static u64 intervals1[] __initdata = {
0658 223947000, 1240000, 1384000, 1386000, 1386000,
0659 217416000, 1236000, 1384000, 1386000, 1387000,
0660 214719000, 1241000, 1386000, 1387000, 1384000,
0661 213696000, 1234000, 1384000, 1386000, 1388000,
0662 219904000, 1240000, 1385000, 1389000, 1385000,
0663 212240000, 1240000, 1386000, 1386000, 1386000,
0664 214415000, 1236000, 1384000, 1386000, 1387000,
0665 214276000, 1234000,
0666 };
0667
0668 static u64 intervals2[] __initdata = {
0669 4000, 3000, 5000, 100000,
0670 3000, 3000, 5000, 117000,
0671 4000, 4000, 5000, 112000,
0672 4000, 3000, 4000, 110000,
0673 3000, 5000, 3000, 117000,
0674 4000, 4000, 5000, 112000,
0675 4000, 3000, 4000, 110000,
0676 3000, 4000, 5000, 112000,
0677 4000,
0678 };
0679
0680 static u64 intervals3[] __initdata = {
0681 1385000, 212240000, 1240000,
0682 1386000, 214415000, 1236000,
0683 1384000, 214276000, 1234000,
0684 1386000, 214415000, 1236000,
0685 1385000, 212240000, 1240000,
0686 1386000, 214415000, 1236000,
0687 1384000, 214276000, 1234000,
0688 1386000, 214415000, 1236000,
0689 1385000, 212240000, 1240000,
0690 };
0691
0692 static u64 intervals4[] __initdata = {
0693 10000, 50000, 10000, 50000,
0694 10000, 50000, 10000, 50000,
0695 10000, 50000, 10000, 50000,
0696 10000, 50000, 10000, 50000,
0697 10000, 50000, 10000, 50000,
0698 10000, 50000, 10000, 50000,
0699 10000, 50000, 10000, 50000,
0700 10000, 50000, 10000, 50000,
0701 10000,
0702 };
0703
0704 static struct timings_intervals tis[] __initdata = {
0705 { intervals0, ARRAY_SIZE(intervals0) },
0706 { intervals1, ARRAY_SIZE(intervals1) },
0707 { intervals2, ARRAY_SIZE(intervals2) },
0708 { intervals3, ARRAY_SIZE(intervals3) },
0709 { intervals4, ARRAY_SIZE(intervals4) },
0710 };
0711
0712 static int __init irq_timings_test_next_index(struct timings_intervals *ti)
0713 {
0714 int _buffer[IRQ_TIMINGS_SIZE];
0715 int buffer[IRQ_TIMINGS_SIZE];
0716 int index, start, i, count, period_max;
0717
0718 count = ti->count - 1;
0719
0720 period_max = count > (3 * PREDICTION_PERIOD_MAX) ?
0721 PREDICTION_PERIOD_MAX : count / 3;
0722
0723
0724
0725
0726
0727 pr_debug("index suite: ");
0728
0729 for (i = 0; i < count; i++) {
0730 index = irq_timings_interval_index(ti->intervals[i]);
0731 _buffer[i & IRQ_TIMINGS_MASK] = index;
0732 pr_cont("%d ", index);
0733 }
0734
0735 start = count < IRQ_TIMINGS_SIZE ? 0 :
0736 count & IRQ_TIMINGS_MASK;
0737
0738 count = min_t(int, count, IRQ_TIMINGS_SIZE);
0739
0740 for (i = 0; i < count; i++) {
0741 int index = (start + i) & IRQ_TIMINGS_MASK;
0742 buffer[i] = _buffer[index];
0743 }
0744
0745 index = irq_timings_next_event_index(buffer, count, period_max);
0746 i = irq_timings_interval_index(ti->intervals[ti->count - 1]);
0747
0748 if (index != i) {
0749 pr_err("Expected (%d) and computed (%d) next indexes differ\n",
0750 i, index);
0751 return -EINVAL;
0752 }
0753
0754 return 0;
0755 }
0756
0757 static int __init irq_timings_next_index_selftest(void)
0758 {
0759 int i, ret;
0760
0761 for (i = 0; i < ARRAY_SIZE(tis); i++) {
0762
0763 pr_info("---> Injecting intervals number #%d (count=%zd)\n",
0764 i, tis[i].count);
0765
0766 ret = irq_timings_test_next_index(&tis[i]);
0767 if (ret)
0768 break;
0769 }
0770
0771 return ret;
0772 }
0773
0774 static int __init irq_timings_test_irqs(struct timings_intervals *ti)
0775 {
0776 struct irqt_stat __percpu *s;
0777 struct irqt_stat *irqs;
0778 int i, index, ret, irq = 0xACE5;
0779
0780 ret = irq_timings_alloc(irq);
0781 if (ret) {
0782 pr_err("Failed to allocate irq timings\n");
0783 return ret;
0784 }
0785
0786 s = idr_find(&irqt_stats, irq);
0787 if (!s) {
0788 ret = -EIDRM;
0789 goto out;
0790 }
0791
0792 irqs = this_cpu_ptr(s);
0793
0794 for (i = 0; i < ti->count; i++) {
0795
0796 index = irq_timings_interval_index(ti->intervals[i]);
0797 pr_debug("%d: interval=%llu ema_index=%d\n",
0798 i, ti->intervals[i], index);
0799
0800 __irq_timings_store(irq, irqs, ti->intervals[i]);
0801 if (irqs->circ_timings[i & IRQ_TIMINGS_MASK] != index) {
0802 ret = -EBADSLT;
0803 pr_err("Failed to store in the circular buffer\n");
0804 goto out;
0805 }
0806 }
0807
0808 if (irqs->count != ti->count) {
0809 ret = -ERANGE;
0810 pr_err("Count differs\n");
0811 goto out;
0812 }
0813
0814 ret = 0;
0815 out:
0816 irq_timings_free(irq);
0817
0818 return ret;
0819 }
0820
0821 static int __init irq_timings_irqs_selftest(void)
0822 {
0823 int i, ret;
0824
0825 for (i = 0; i < ARRAY_SIZE(tis); i++) {
0826 pr_info("---> Injecting intervals number #%d (count=%zd)\n",
0827 i, tis[i].count);
0828 ret = irq_timings_test_irqs(&tis[i]);
0829 if (ret)
0830 break;
0831 }
0832
0833 return ret;
0834 }
0835
0836 static int __init irq_timings_test_irqts(struct irq_timings *irqts,
0837 unsigned count)
0838 {
0839 int start = count >= IRQ_TIMINGS_SIZE ? count - IRQ_TIMINGS_SIZE : 0;
0840 int i, irq, oirq = 0xBEEF;
0841 u64 ots = 0xDEAD, ts;
0842
0843
0844
0845
0846 for (i = 0; i < count; i++) {
0847 pr_debug("%d: index=%d, ts=%llX irq=%X\n",
0848 i, i & IRQ_TIMINGS_MASK, ots + i, oirq + i);
0849
0850 irq_timings_push(ots + i, oirq + i);
0851 }
0852
0853
0854
0855
0856
0857 ots += start;
0858 oirq += start;
0859
0860
0861
0862
0863 pr_debug("---> Checking timings array count (%d) is right\n", count);
0864 if (WARN_ON(irqts->count != count))
0865 return -EINVAL;
0866
0867
0868
0869
0870 pr_debug("---> Checking the for_each_irqts() macro\n");
0871 for_each_irqts(i, irqts) {
0872
0873 irq = irq_timing_decode(irqts->values[i], &ts);
0874
0875 pr_debug("index=%d, ts=%llX / %llX, irq=%X / %X\n",
0876 i, ts, ots, irq, oirq);
0877
0878 if (WARN_ON(ts != ots || irq != oirq))
0879 return -EINVAL;
0880
0881 ots++; oirq++;
0882 }
0883
0884
0885
0886
0887
0888 pr_debug("---> Checking timings array is empty after browsing it\n");
0889 if (WARN_ON(irqts->count))
0890 return -EINVAL;
0891
0892 return 0;
0893 }
0894
0895 static int __init irq_timings_irqts_selftest(void)
0896 {
0897 struct irq_timings *irqts = this_cpu_ptr(&irq_timings);
0898 int i, ret;
0899
0900
0901
0902
0903
0904
0905
0906 int count[] = { 0,
0907 IRQ_TIMINGS_SIZE >> 1,
0908 IRQ_TIMINGS_SIZE,
0909 IRQ_TIMINGS_SIZE + (IRQ_TIMINGS_SIZE >> 1),
0910 2 * IRQ_TIMINGS_SIZE,
0911 (2 * IRQ_TIMINGS_SIZE) + 3,
0912 };
0913
0914 for (i = 0; i < ARRAY_SIZE(count); i++) {
0915
0916 pr_info("---> Checking the timings with %d/%d values\n",
0917 count[i], IRQ_TIMINGS_SIZE);
0918
0919 ret = irq_timings_test_irqts(irqts, count[i]);
0920 if (ret)
0921 break;
0922 }
0923
0924 return ret;
0925 }
0926
0927 static int __init irq_timings_selftest(void)
0928 {
0929 int ret;
0930
0931 pr_info("------------------- selftest start -----------------\n");
0932
0933
0934
0935
0936
0937 if (static_branch_unlikely(&irq_timing_enabled)) {
0938 pr_warn("irq timings already initialized, skipping selftest\n");
0939 return 0;
0940 }
0941
0942 ret = irq_timings_irqts_selftest();
0943 if (ret)
0944 goto out;
0945
0946 ret = irq_timings_irqs_selftest();
0947 if (ret)
0948 goto out;
0949
0950 ret = irq_timings_next_index_selftest();
0951 out:
0952 pr_info("---------- selftest end with %s -----------\n",
0953 ret ? "failure" : "success");
0954
0955 return ret;
0956 }
0957 early_initcall(irq_timings_selftest);
0958 #endif