Back to home page

OSCL-LXR

 
 

    


0001 // SPDX-License-Identifier: GPL-2.0
0002 // Copyright 2017 Thomas Gleixner <tglx@linutronix.de>
0003 
0004 #include <linux/irqdomain.h>
0005 #include <linux/irq.h>
0006 #include <linux/uaccess.h>
0007 
0008 #include "internals.h"
0009 
0010 static struct dentry *irq_dir;
0011 
0012 struct irq_bit_descr {
0013     unsigned int    mask;
0014     char        *name;
0015 };
0016 #define BIT_MASK_DESCR(m)   { .mask = m, .name = #m }
0017 
0018 static void irq_debug_show_bits(struct seq_file *m, int ind, unsigned int state,
0019                 const struct irq_bit_descr *sd, int size)
0020 {
0021     int i;
0022 
0023     for (i = 0; i < size; i++, sd++) {
0024         if (state & sd->mask)
0025             seq_printf(m, "%*s%s\n", ind + 12, "", sd->name);
0026     }
0027 }
0028 
0029 #ifdef CONFIG_SMP
0030 static void irq_debug_show_masks(struct seq_file *m, struct irq_desc *desc)
0031 {
0032     struct irq_data *data = irq_desc_get_irq_data(desc);
0033     const struct cpumask *msk;
0034 
0035     msk = irq_data_get_affinity_mask(data);
0036     seq_printf(m, "affinity: %*pbl\n", cpumask_pr_args(msk));
0037 #ifdef CONFIG_GENERIC_IRQ_EFFECTIVE_AFF_MASK
0038     msk = irq_data_get_effective_affinity_mask(data);
0039     seq_printf(m, "effectiv: %*pbl\n", cpumask_pr_args(msk));
0040 #endif
0041 #ifdef CONFIG_GENERIC_PENDING_IRQ
0042     msk = desc->pending_mask;
0043     seq_printf(m, "pending:  %*pbl\n", cpumask_pr_args(msk));
0044 #endif
0045 }
0046 #else
0047 static void irq_debug_show_masks(struct seq_file *m, struct irq_desc *desc) { }
0048 #endif
0049 
0050 static const struct irq_bit_descr irqchip_flags[] = {
0051     BIT_MASK_DESCR(IRQCHIP_SET_TYPE_MASKED),
0052     BIT_MASK_DESCR(IRQCHIP_EOI_IF_HANDLED),
0053     BIT_MASK_DESCR(IRQCHIP_MASK_ON_SUSPEND),
0054     BIT_MASK_DESCR(IRQCHIP_ONOFFLINE_ENABLED),
0055     BIT_MASK_DESCR(IRQCHIP_SKIP_SET_WAKE),
0056     BIT_MASK_DESCR(IRQCHIP_ONESHOT_SAFE),
0057     BIT_MASK_DESCR(IRQCHIP_EOI_THREADED),
0058     BIT_MASK_DESCR(IRQCHIP_SUPPORTS_LEVEL_MSI),
0059     BIT_MASK_DESCR(IRQCHIP_SUPPORTS_NMI),
0060     BIT_MASK_DESCR(IRQCHIP_ENABLE_WAKEUP_ON_SUSPEND),
0061     BIT_MASK_DESCR(IRQCHIP_IMMUTABLE),
0062 };
0063 
0064 static void
0065 irq_debug_show_chip(struct seq_file *m, struct irq_data *data, int ind)
0066 {
0067     struct irq_chip *chip = data->chip;
0068 
0069     if (!chip) {
0070         seq_printf(m, "chip: None\n");
0071         return;
0072     }
0073     seq_printf(m, "%*schip:    ", ind, "");
0074     if (chip->irq_print_chip)
0075         chip->irq_print_chip(data, m);
0076     else
0077         seq_printf(m, "%s", chip->name);
0078     seq_printf(m, "\n%*sflags:   0x%lx\n", ind + 1, "", chip->flags);
0079     irq_debug_show_bits(m, ind, chip->flags, irqchip_flags,
0080                 ARRAY_SIZE(irqchip_flags));
0081 }
0082 
0083 static void
0084 irq_debug_show_data(struct seq_file *m, struct irq_data *data, int ind)
0085 {
0086     seq_printf(m, "%*sdomain:  %s\n", ind, "",
0087            data->domain ? data->domain->name : "");
0088     seq_printf(m, "%*shwirq:   0x%lx\n", ind + 1, "", data->hwirq);
0089     irq_debug_show_chip(m, data, ind + 1);
0090     if (data->domain && data->domain->ops && data->domain->ops->debug_show)
0091         data->domain->ops->debug_show(m, NULL, data, ind + 1);
0092 #ifdef  CONFIG_IRQ_DOMAIN_HIERARCHY
0093     if (!data->parent_data)
0094         return;
0095     seq_printf(m, "%*sparent:\n", ind + 1, "");
0096     irq_debug_show_data(m, data->parent_data, ind + 4);
0097 #endif
0098 }
0099 
0100 static const struct irq_bit_descr irqdata_states[] = {
0101     BIT_MASK_DESCR(IRQ_TYPE_EDGE_RISING),
0102     BIT_MASK_DESCR(IRQ_TYPE_EDGE_FALLING),
0103     BIT_MASK_DESCR(IRQ_TYPE_LEVEL_HIGH),
0104     BIT_MASK_DESCR(IRQ_TYPE_LEVEL_LOW),
0105     BIT_MASK_DESCR(IRQD_LEVEL),
0106 
0107     BIT_MASK_DESCR(IRQD_ACTIVATED),
0108     BIT_MASK_DESCR(IRQD_IRQ_STARTED),
0109     BIT_MASK_DESCR(IRQD_IRQ_DISABLED),
0110     BIT_MASK_DESCR(IRQD_IRQ_MASKED),
0111     BIT_MASK_DESCR(IRQD_IRQ_INPROGRESS),
0112 
0113     BIT_MASK_DESCR(IRQD_PER_CPU),
0114     BIT_MASK_DESCR(IRQD_NO_BALANCING),
0115 
0116     BIT_MASK_DESCR(IRQD_SINGLE_TARGET),
0117     BIT_MASK_DESCR(IRQD_MOVE_PCNTXT),
0118     BIT_MASK_DESCR(IRQD_AFFINITY_SET),
0119     BIT_MASK_DESCR(IRQD_SETAFFINITY_PENDING),
0120     BIT_MASK_DESCR(IRQD_AFFINITY_MANAGED),
0121     BIT_MASK_DESCR(IRQD_AFFINITY_ON_ACTIVATE),
0122     BIT_MASK_DESCR(IRQD_MANAGED_SHUTDOWN),
0123     BIT_MASK_DESCR(IRQD_CAN_RESERVE),
0124     BIT_MASK_DESCR(IRQD_MSI_NOMASK_QUIRK),
0125 
0126     BIT_MASK_DESCR(IRQD_FORWARDED_TO_VCPU),
0127 
0128     BIT_MASK_DESCR(IRQD_WAKEUP_STATE),
0129     BIT_MASK_DESCR(IRQD_WAKEUP_ARMED),
0130 
0131     BIT_MASK_DESCR(IRQD_DEFAULT_TRIGGER_SET),
0132 
0133     BIT_MASK_DESCR(IRQD_HANDLE_ENFORCE_IRQCTX),
0134 
0135     BIT_MASK_DESCR(IRQD_IRQ_ENABLED_ON_SUSPEND),
0136 };
0137 
0138 static const struct irq_bit_descr irqdesc_states[] = {
0139     BIT_MASK_DESCR(_IRQ_NOPROBE),
0140     BIT_MASK_DESCR(_IRQ_NOREQUEST),
0141     BIT_MASK_DESCR(_IRQ_NOTHREAD),
0142     BIT_MASK_DESCR(_IRQ_NOAUTOEN),
0143     BIT_MASK_DESCR(_IRQ_NESTED_THREAD),
0144     BIT_MASK_DESCR(_IRQ_PER_CPU_DEVID),
0145     BIT_MASK_DESCR(_IRQ_IS_POLLED),
0146     BIT_MASK_DESCR(_IRQ_DISABLE_UNLAZY),
0147     BIT_MASK_DESCR(_IRQ_HIDDEN),
0148 };
0149 
0150 static const struct irq_bit_descr irqdesc_istates[] = {
0151     BIT_MASK_DESCR(IRQS_AUTODETECT),
0152     BIT_MASK_DESCR(IRQS_SPURIOUS_DISABLED),
0153     BIT_MASK_DESCR(IRQS_POLL_INPROGRESS),
0154     BIT_MASK_DESCR(IRQS_ONESHOT),
0155     BIT_MASK_DESCR(IRQS_REPLAY),
0156     BIT_MASK_DESCR(IRQS_WAITING),
0157     BIT_MASK_DESCR(IRQS_PENDING),
0158     BIT_MASK_DESCR(IRQS_SUSPENDED),
0159     BIT_MASK_DESCR(IRQS_NMI),
0160 };
0161 
0162 
0163 static int irq_debug_show(struct seq_file *m, void *p)
0164 {
0165     struct irq_desc *desc = m->private;
0166     struct irq_data *data;
0167 
0168     raw_spin_lock_irq(&desc->lock);
0169     data = irq_desc_get_irq_data(desc);
0170     seq_printf(m, "handler:  %ps\n", desc->handle_irq);
0171     seq_printf(m, "device:   %s\n", desc->dev_name);
0172     seq_printf(m, "status:   0x%08x\n", desc->status_use_accessors);
0173     irq_debug_show_bits(m, 0, desc->status_use_accessors, irqdesc_states,
0174                 ARRAY_SIZE(irqdesc_states));
0175     seq_printf(m, "istate:   0x%08x\n", desc->istate);
0176     irq_debug_show_bits(m, 0, desc->istate, irqdesc_istates,
0177                 ARRAY_SIZE(irqdesc_istates));
0178     seq_printf(m, "ddepth:   %u\n", desc->depth);
0179     seq_printf(m, "wdepth:   %u\n", desc->wake_depth);
0180     seq_printf(m, "dstate:   0x%08x\n", irqd_get(data));
0181     irq_debug_show_bits(m, 0, irqd_get(data), irqdata_states,
0182                 ARRAY_SIZE(irqdata_states));
0183     seq_printf(m, "node:     %d\n", irq_data_get_node(data));
0184     irq_debug_show_masks(m, desc);
0185     irq_debug_show_data(m, data, 0);
0186     raw_spin_unlock_irq(&desc->lock);
0187     return 0;
0188 }
0189 
0190 static int irq_debug_open(struct inode *inode, struct file *file)
0191 {
0192     return single_open(file, irq_debug_show, inode->i_private);
0193 }
0194 
0195 static ssize_t irq_debug_write(struct file *file, const char __user *user_buf,
0196                    size_t count, loff_t *ppos)
0197 {
0198     struct irq_desc *desc = file_inode(file)->i_private;
0199     char buf[8] = { 0, };
0200     size_t size;
0201 
0202     size = min(sizeof(buf) - 1, count);
0203     if (copy_from_user(buf, user_buf, size))
0204         return -EFAULT;
0205 
0206     if (!strncmp(buf, "trigger", size)) {
0207         int err = irq_inject_interrupt(irq_desc_get_irq(desc));
0208 
0209         return err ? err : count;
0210     }
0211 
0212     return count;
0213 }
0214 
0215 static const struct file_operations dfs_irq_ops = {
0216     .open       = irq_debug_open,
0217     .write      = irq_debug_write,
0218     .read       = seq_read,
0219     .llseek     = seq_lseek,
0220     .release    = single_release,
0221 };
0222 
0223 void irq_debugfs_copy_devname(int irq, struct device *dev)
0224 {
0225     struct irq_desc *desc = irq_to_desc(irq);
0226     const char *name = dev_name(dev);
0227 
0228     if (name)
0229         desc->dev_name = kstrdup(name, GFP_KERNEL);
0230 }
0231 
0232 void irq_add_debugfs_entry(unsigned int irq, struct irq_desc *desc)
0233 {
0234     char name [10];
0235 
0236     if (!irq_dir || !desc || desc->debugfs_file)
0237         return;
0238 
0239     sprintf(name, "%d", irq);
0240     desc->debugfs_file = debugfs_create_file(name, 0644, irq_dir, desc,
0241                          &dfs_irq_ops);
0242 }
0243 
0244 static int __init irq_debugfs_init(void)
0245 {
0246     struct dentry *root_dir;
0247     int irq;
0248 
0249     root_dir = debugfs_create_dir("irq", NULL);
0250 
0251     irq_domain_debugfs_init(root_dir);
0252 
0253     irq_dir = debugfs_create_dir("irqs", root_dir);
0254 
0255     irq_lock_sparse();
0256     for_each_active_irq(irq)
0257         irq_add_debugfs_entry(irq, irq_to_desc(irq));
0258     irq_unlock_sparse();
0259 
0260     return 0;
0261 }
0262 __initcall(irq_debugfs_init);