Back to home page

OSCL-LXR

 
 

    


0001 /*
0002  *  linux/include/video/pmagb-b-fb.h
0003  *
0004  *  TURBOchannel PMAGB-B Smart Frame Buffer (SFB) card support,
0005  *  Copyright (C) 1999, 2000, 2001 by
0006  *  Michael Engel <engel@unix-ag.org> and
0007  *  Karsten Merker <merker@linuxtag.org>
0008  *  Copyright (c) 2005  Maciej W. Rozycki
0009  *
0010  *  This file is subject to the terms and conditions of the GNU General
0011  *  Public License.  See the file COPYING in the main directory of this
0012  *  archive for more details.
0013  */
0014 
0015 /* IOmem resource offsets.  */
0016 #define PMAGB_B_ROM     0x000000    /* REX option ROM */
0017 #define PMAGB_B_SFB     0x100000    /* SFB ASIC */
0018 #define PMAGB_B_GP0     0x140000    /* general purpose output 0 */
0019 #define PMAGB_B_GP1     0x180000    /* general purpose output 1 */
0020 #define PMAGB_B_BT459       0x1c0000    /* Bt459 RAMDAC */
0021 #define PMAGB_B_FBMEM       0x200000    /* frame buffer */
0022 #define PMAGB_B_SIZE        0x400000    /* address space size */
0023 
0024 /* IOmem register offsets.  */
0025 #define SFB_REG_VID_HOR     0x64        /* video horizontal setup */
0026 #define SFB_REG_VID_VER     0x68        /* video vertical setup */
0027 #define SFB_REG_VID_BASE    0x6c        /* video base address */
0028 #define SFB_REG_TCCLK_COUNT 0x78        /* TURBOchannel clock count */
0029 #define SFB_REG_VIDCLK_COUNT    0x7c        /* video clock count */
0030 
0031 /* Video horizontal setup register constants.  All bits are r/w.  */
0032 #define SFB_VID_HOR_BP_SHIFT    0x15        /* back porch */
0033 #define SFB_VID_HOR_BP_MASK 0x7f
0034 #define SFB_VID_HOR_SYN_SHIFT   0x0e        /* sync pulse */
0035 #define SFB_VID_HOR_SYN_MASK    0x7f
0036 #define SFB_VID_HOR_FP_SHIFT    0x09        /* front porch */
0037 #define SFB_VID_HOR_FP_MASK 0x1f
0038 #define SFB_VID_HOR_PIX_SHIFT   0x00        /* active video */
0039 #define SFB_VID_HOR_PIX_MASK    0x1ff
0040 
0041 /* Video vertical setup register constants.  All bits are r/w.  */
0042 #define SFB_VID_VER_BP_SHIFT    0x16        /* back porch */
0043 #define SFB_VID_VER_BP_MASK 0x3f
0044 #define SFB_VID_VER_SYN_SHIFT   0x10        /* sync pulse */
0045 #define SFB_VID_VER_SYN_MASK    0x3f
0046 #define SFB_VID_VER_FP_SHIFT    0x0b        /* front porch */
0047 #define SFB_VID_VER_FP_MASK 0x1f
0048 #define SFB_VID_VER_SL_SHIFT    0x00        /* active scan lines */
0049 #define SFB_VID_VER_SL_MASK 0x7ff
0050 
0051 /* Video base address register constants.  All bits are r/w.  */
0052 #define SFB_VID_BASE_MASK   0x1ff       /* video base row address */
0053 
0054 /* Bt459 register offsets, byte-wide registers.  */
0055 #define BT459_ADDR_LO       0x0     /* address low */
0056 #define BT459_ADDR_HI       0x4     /* address high */
0057 #define BT459_DATA      0x8     /* data window register */
0058 #define BT459_CMAP      0xc     /* color map window register */