![]() |
|
|||
0001 /************************************************************************** 0002 * 0003 * Copyright © 2009-2022 VMware, Inc., Palo Alto, CA., USA 0004 * All Rights Reserved. 0005 * 0006 * Permission is hereby granted, free of charge, to any person obtaining a 0007 * copy of this software and associated documentation files (the 0008 * "Software"), to deal in the Software without restriction, including 0009 * without limitation the rights to use, copy, modify, merge, publish, 0010 * distribute, sub license, and/or sell copies of the Software, and to 0011 * permit persons to whom the Software is furnished to do so, subject to 0012 * the following conditions: 0013 * 0014 * The above copyright notice and this permission notice (including the 0015 * next paragraph) shall be included in all copies or substantial portions 0016 * of the Software. 0017 * 0018 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 0019 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, 0020 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL 0021 * THE COPYRIGHT HOLDERS, AUTHORS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, 0022 * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR 0023 * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE 0024 * USE OR OTHER DEALINGS IN THE SOFTWARE. 0025 * 0026 **************************************************************************/ 0027 0028 #ifndef __VMWGFX_DRM_H__ 0029 #define __VMWGFX_DRM_H__ 0030 0031 #include "drm.h" 0032 0033 #if defined(__cplusplus) 0034 extern "C" { 0035 #endif 0036 0037 #define DRM_VMW_MAX_SURFACE_FACES 6 0038 #define DRM_VMW_MAX_MIP_LEVELS 24 0039 0040 0041 #define DRM_VMW_GET_PARAM 0 0042 #define DRM_VMW_ALLOC_DMABUF 1 0043 #define DRM_VMW_ALLOC_BO 1 0044 #define DRM_VMW_UNREF_DMABUF 2 0045 #define DRM_VMW_HANDLE_CLOSE 2 0046 #define DRM_VMW_CURSOR_BYPASS 3 0047 /* guarded by DRM_VMW_PARAM_NUM_STREAMS != 0*/ 0048 #define DRM_VMW_CONTROL_STREAM 4 0049 #define DRM_VMW_CLAIM_STREAM 5 0050 #define DRM_VMW_UNREF_STREAM 6 0051 /* guarded by DRM_VMW_PARAM_3D == 1 */ 0052 #define DRM_VMW_CREATE_CONTEXT 7 0053 #define DRM_VMW_UNREF_CONTEXT 8 0054 #define DRM_VMW_CREATE_SURFACE 9 0055 #define DRM_VMW_UNREF_SURFACE 10 0056 #define DRM_VMW_REF_SURFACE 11 0057 #define DRM_VMW_EXECBUF 12 0058 #define DRM_VMW_GET_3D_CAP 13 0059 #define DRM_VMW_FENCE_WAIT 14 0060 #define DRM_VMW_FENCE_SIGNALED 15 0061 #define DRM_VMW_FENCE_UNREF 16 0062 #define DRM_VMW_FENCE_EVENT 17 0063 #define DRM_VMW_PRESENT 18 0064 #define DRM_VMW_PRESENT_READBACK 19 0065 #define DRM_VMW_UPDATE_LAYOUT 20 0066 #define DRM_VMW_CREATE_SHADER 21 0067 #define DRM_VMW_UNREF_SHADER 22 0068 #define DRM_VMW_GB_SURFACE_CREATE 23 0069 #define DRM_VMW_GB_SURFACE_REF 24 0070 #define DRM_VMW_SYNCCPU 25 0071 #define DRM_VMW_CREATE_EXTENDED_CONTEXT 26 0072 #define DRM_VMW_GB_SURFACE_CREATE_EXT 27 0073 #define DRM_VMW_GB_SURFACE_REF_EXT 28 0074 #define DRM_VMW_MSG 29 0075 #define DRM_VMW_MKSSTAT_RESET 30 0076 #define DRM_VMW_MKSSTAT_ADD 31 0077 #define DRM_VMW_MKSSTAT_REMOVE 32 0078 0079 /*************************************************************************/ 0080 /** 0081 * DRM_VMW_GET_PARAM - get device information. 0082 * 0083 * DRM_VMW_PARAM_FIFO_OFFSET: 0084 * Offset to use to map the first page of the FIFO read-only. 0085 * The fifo is mapped using the mmap() system call on the drm device. 0086 * 0087 * DRM_VMW_PARAM_OVERLAY_IOCTL: 0088 * Does the driver support the overlay ioctl. 0089 * 0090 * DRM_VMW_PARAM_SM4_1 0091 * SM4_1 support is enabled. 0092 * 0093 * DRM_VMW_PARAM_SM5 0094 * SM5 support is enabled. 0095 * 0096 * DRM_VMW_PARAM_GL43 0097 * SM5.1+GL4.3 support is enabled. 0098 * 0099 * DRM_VMW_PARAM_DEVICE_ID 0100 * PCI ID of the underlying SVGA device. 0101 */ 0102 0103 #define DRM_VMW_PARAM_NUM_STREAMS 0 0104 #define DRM_VMW_PARAM_NUM_FREE_STREAMS 1 0105 #define DRM_VMW_PARAM_3D 2 0106 #define DRM_VMW_PARAM_HW_CAPS 3 0107 #define DRM_VMW_PARAM_FIFO_CAPS 4 0108 #define DRM_VMW_PARAM_MAX_FB_SIZE 5 0109 #define DRM_VMW_PARAM_FIFO_HW_VERSION 6 0110 #define DRM_VMW_PARAM_MAX_SURF_MEMORY 7 0111 #define DRM_VMW_PARAM_3D_CAPS_SIZE 8 0112 #define DRM_VMW_PARAM_MAX_MOB_MEMORY 9 0113 #define DRM_VMW_PARAM_MAX_MOB_SIZE 10 0114 #define DRM_VMW_PARAM_SCREEN_TARGET 11 0115 #define DRM_VMW_PARAM_DX 12 0116 #define DRM_VMW_PARAM_HW_CAPS2 13 0117 #define DRM_VMW_PARAM_SM4_1 14 0118 #define DRM_VMW_PARAM_SM5 15 0119 #define DRM_VMW_PARAM_GL43 16 0120 #define DRM_VMW_PARAM_DEVICE_ID 17 0121 0122 /** 0123 * enum drm_vmw_handle_type - handle type for ref ioctls 0124 * 0125 */ 0126 enum drm_vmw_handle_type { 0127 DRM_VMW_HANDLE_LEGACY = 0, 0128 DRM_VMW_HANDLE_PRIME = 1 0129 }; 0130 0131 /** 0132 * struct drm_vmw_getparam_arg 0133 * 0134 * @value: Returned value. //Out 0135 * @param: Parameter to query. //In. 0136 * 0137 * Argument to the DRM_VMW_GET_PARAM Ioctl. 0138 */ 0139 0140 struct drm_vmw_getparam_arg { 0141 __u64 value; 0142 __u32 param; 0143 __u32 pad64; 0144 }; 0145 0146 /*************************************************************************/ 0147 /** 0148 * DRM_VMW_CREATE_CONTEXT - Create a host context. 0149 * 0150 * Allocates a device unique context id, and queues a create context command 0151 * for the host. Does not wait for host completion. 0152 */ 0153 0154 /** 0155 * struct drm_vmw_context_arg 0156 * 0157 * @cid: Device unique context ID. 0158 * 0159 * Output argument to the DRM_VMW_CREATE_CONTEXT Ioctl. 0160 * Input argument to the DRM_VMW_UNREF_CONTEXT Ioctl. 0161 */ 0162 0163 struct drm_vmw_context_arg { 0164 __s32 cid; 0165 __u32 pad64; 0166 }; 0167 0168 /*************************************************************************/ 0169 /** 0170 * DRM_VMW_UNREF_CONTEXT - Create a host context. 0171 * 0172 * Frees a global context id, and queues a destroy host command for the host. 0173 * Does not wait for host completion. The context ID can be used directly 0174 * in the command stream and shows up as the same context ID on the host. 0175 */ 0176 0177 /*************************************************************************/ 0178 /** 0179 * DRM_VMW_CREATE_SURFACE - Create a host suface. 0180 * 0181 * Allocates a device unique surface id, and queues a create surface command 0182 * for the host. Does not wait for host completion. The surface ID can be 0183 * used directly in the command stream and shows up as the same surface 0184 * ID on the host. 0185 */ 0186 0187 /** 0188 * struct drm_wmv_surface_create_req 0189 * 0190 * @flags: Surface flags as understood by the host. 0191 * @format: Surface format as understood by the host. 0192 * @mip_levels: Number of mip levels for each face. 0193 * An unused face should have 0 encoded. 0194 * @size_addr: Address of a user-space array of sruct drm_vmw_size 0195 * cast to an __u64 for 32-64 bit compatibility. 0196 * The size of the array should equal the total number of mipmap levels. 0197 * @shareable: Boolean whether other clients (as identified by file descriptors) 0198 * may reference this surface. 0199 * @scanout: Boolean whether the surface is intended to be used as a 0200 * scanout. 0201 * 0202 * Input data to the DRM_VMW_CREATE_SURFACE Ioctl. 0203 * Output data from the DRM_VMW_REF_SURFACE Ioctl. 0204 */ 0205 0206 struct drm_vmw_surface_create_req { 0207 __u32 flags; 0208 __u32 format; 0209 __u32 mip_levels[DRM_VMW_MAX_SURFACE_FACES]; 0210 __u64 size_addr; 0211 __s32 shareable; 0212 __s32 scanout; 0213 }; 0214 0215 /** 0216 * struct drm_wmv_surface_arg 0217 * 0218 * @sid: Surface id of created surface or surface to destroy or reference. 0219 * @handle_type: Handle type for DRM_VMW_REF_SURFACE Ioctl. 0220 * 0221 * Output data from the DRM_VMW_CREATE_SURFACE Ioctl. 0222 * Input argument to the DRM_VMW_UNREF_SURFACE Ioctl. 0223 * Input argument to the DRM_VMW_REF_SURFACE Ioctl. 0224 */ 0225 0226 struct drm_vmw_surface_arg { 0227 __s32 sid; 0228 enum drm_vmw_handle_type handle_type; 0229 }; 0230 0231 /** 0232 * struct drm_vmw_size ioctl. 0233 * 0234 * @width - mip level width 0235 * @height - mip level height 0236 * @depth - mip level depth 0237 * 0238 * Description of a mip level. 0239 * Input data to the DRM_WMW_CREATE_SURFACE Ioctl. 0240 */ 0241 0242 struct drm_vmw_size { 0243 __u32 width; 0244 __u32 height; 0245 __u32 depth; 0246 __u32 pad64; 0247 }; 0248 0249 /** 0250 * union drm_vmw_surface_create_arg 0251 * 0252 * @rep: Output data as described above. 0253 * @req: Input data as described above. 0254 * 0255 * Argument to the DRM_VMW_CREATE_SURFACE Ioctl. 0256 */ 0257 0258 union drm_vmw_surface_create_arg { 0259 struct drm_vmw_surface_arg rep; 0260 struct drm_vmw_surface_create_req req; 0261 }; 0262 0263 /*************************************************************************/ 0264 /** 0265 * DRM_VMW_REF_SURFACE - Reference a host surface. 0266 * 0267 * Puts a reference on a host surface with a give sid, as previously 0268 * returned by the DRM_VMW_CREATE_SURFACE ioctl. 0269 * A reference will make sure the surface isn't destroyed while we hold 0270 * it and will allow the calling client to use the surface ID in the command 0271 * stream. 0272 * 0273 * On successful return, the Ioctl returns the surface information given 0274 * in the DRM_VMW_CREATE_SURFACE ioctl. 0275 */ 0276 0277 /** 0278 * union drm_vmw_surface_reference_arg 0279 * 0280 * @rep: Output data as described above. 0281 * @req: Input data as described above. 0282 * 0283 * Argument to the DRM_VMW_REF_SURFACE Ioctl. 0284 */ 0285 0286 union drm_vmw_surface_reference_arg { 0287 struct drm_vmw_surface_create_req rep; 0288 struct drm_vmw_surface_arg req; 0289 }; 0290 0291 /*************************************************************************/ 0292 /** 0293 * DRM_VMW_UNREF_SURFACE - Unreference a host surface. 0294 * 0295 * Clear a reference previously put on a host surface. 0296 * When all references are gone, including the one implicitly placed 0297 * on creation, 0298 * a destroy surface command will be queued for the host. 0299 * Does not wait for completion. 0300 */ 0301 0302 /*************************************************************************/ 0303 /** 0304 * DRM_VMW_EXECBUF 0305 * 0306 * Submit a command buffer for execution on the host, and return a 0307 * fence seqno that when signaled, indicates that the command buffer has 0308 * executed. 0309 */ 0310 0311 /** 0312 * struct drm_vmw_execbuf_arg 0313 * 0314 * @commands: User-space address of a command buffer cast to an __u64. 0315 * @command-size: Size in bytes of the command buffer. 0316 * @throttle-us: Sleep until software is less than @throttle_us 0317 * microseconds ahead of hardware. The driver may round this value 0318 * to the nearest kernel tick. 0319 * @fence_rep: User-space address of a struct drm_vmw_fence_rep cast to an 0320 * __u64. 0321 * @version: Allows expanding the execbuf ioctl parameters without breaking 0322 * backwards compatibility, since user-space will always tell the kernel 0323 * which version it uses. 0324 * @flags: Execbuf flags. 0325 * @imported_fence_fd: FD for a fence imported from another device 0326 * 0327 * Argument to the DRM_VMW_EXECBUF Ioctl. 0328 */ 0329 0330 #define DRM_VMW_EXECBUF_VERSION 2 0331 0332 #define DRM_VMW_EXECBUF_FLAG_IMPORT_FENCE_FD (1 << 0) 0333 #define DRM_VMW_EXECBUF_FLAG_EXPORT_FENCE_FD (1 << 1) 0334 0335 struct drm_vmw_execbuf_arg { 0336 __u64 commands; 0337 __u32 command_size; 0338 __u32 throttle_us; 0339 __u64 fence_rep; 0340 __u32 version; 0341 __u32 flags; 0342 __u32 context_handle; 0343 __s32 imported_fence_fd; 0344 }; 0345 0346 /** 0347 * struct drm_vmw_fence_rep 0348 * 0349 * @handle: Fence object handle for fence associated with a command submission. 0350 * @mask: Fence flags relevant for this fence object. 0351 * @seqno: Fence sequence number in fifo. A fence object with a lower 0352 * seqno will signal the EXEC flag before a fence object with a higher 0353 * seqno. This can be used by user-space to avoid kernel calls to determine 0354 * whether a fence has signaled the EXEC flag. Note that @seqno will 0355 * wrap at 32-bit. 0356 * @passed_seqno: The highest seqno number processed by the hardware 0357 * so far. This can be used to mark user-space fence objects as signaled, and 0358 * to determine whether a fence seqno might be stale. 0359 * @fd: FD associated with the fence, -1 if not exported 0360 * @error: This member should've been set to -EFAULT on submission. 0361 * The following actions should be take on completion: 0362 * error == -EFAULT: Fence communication failed. The host is synchronized. 0363 * Use the last fence id read from the FIFO fence register. 0364 * error != 0 && error != -EFAULT: 0365 * Fence submission failed. The host is synchronized. Use the fence_seq member. 0366 * error == 0: All is OK, The host may not be synchronized. 0367 * Use the fence_seq member. 0368 * 0369 * Input / Output data to the DRM_VMW_EXECBUF Ioctl. 0370 */ 0371 0372 struct drm_vmw_fence_rep { 0373 __u32 handle; 0374 __u32 mask; 0375 __u32 seqno; 0376 __u32 passed_seqno; 0377 __s32 fd; 0378 __s32 error; 0379 }; 0380 0381 /*************************************************************************/ 0382 /** 0383 * DRM_VMW_ALLOC_BO 0384 * 0385 * Allocate a buffer object that is visible also to the host. 0386 * NOTE: The buffer is 0387 * identified by a handle and an offset, which are private to the guest, but 0388 * useable in the command stream. The guest kernel may translate these 0389 * and patch up the command stream accordingly. In the future, the offset may 0390 * be zero at all times, or it may disappear from the interface before it is 0391 * fixed. 0392 * 0393 * The buffer object may stay user-space mapped in the guest at all times, 0394 * and is thus suitable for sub-allocation. 0395 * 0396 * Buffer objects are mapped using the mmap() syscall on the drm device. 0397 */ 0398 0399 /** 0400 * struct drm_vmw_alloc_bo_req 0401 * 0402 * @size: Required minimum size of the buffer. 0403 * 0404 * Input data to the DRM_VMW_ALLOC_BO Ioctl. 0405 */ 0406 0407 struct drm_vmw_alloc_bo_req { 0408 __u32 size; 0409 __u32 pad64; 0410 }; 0411 #define drm_vmw_alloc_dmabuf_req drm_vmw_alloc_bo_req 0412 0413 /** 0414 * struct drm_vmw_bo_rep 0415 * 0416 * @map_handle: Offset to use in the mmap() call used to map the buffer. 0417 * @handle: Handle unique to this buffer. Used for unreferencing. 0418 * @cur_gmr_id: GMR id to use in the command stream when this buffer is 0419 * referenced. See not above. 0420 * @cur_gmr_offset: Offset to use in the command stream when this buffer is 0421 * referenced. See note above. 0422 * 0423 * Output data from the DRM_VMW_ALLOC_BO Ioctl. 0424 */ 0425 0426 struct drm_vmw_bo_rep { 0427 __u64 map_handle; 0428 __u32 handle; 0429 __u32 cur_gmr_id; 0430 __u32 cur_gmr_offset; 0431 __u32 pad64; 0432 }; 0433 #define drm_vmw_dmabuf_rep drm_vmw_bo_rep 0434 0435 /** 0436 * union drm_vmw_alloc_bo_arg 0437 * 0438 * @req: Input data as described above. 0439 * @rep: Output data as described above. 0440 * 0441 * Argument to the DRM_VMW_ALLOC_BO Ioctl. 0442 */ 0443 0444 union drm_vmw_alloc_bo_arg { 0445 struct drm_vmw_alloc_bo_req req; 0446 struct drm_vmw_bo_rep rep; 0447 }; 0448 #define drm_vmw_alloc_dmabuf_arg drm_vmw_alloc_bo_arg 0449 0450 /*************************************************************************/ 0451 /** 0452 * DRM_VMW_CONTROL_STREAM - Control overlays, aka streams. 0453 * 0454 * This IOCTL controls the overlay units of the svga device. 0455 * The SVGA overlay units does not work like regular hardware units in 0456 * that they do not automaticaly read back the contents of the given dma 0457 * buffer. But instead only read back for each call to this ioctl, and 0458 * at any point between this call being made and a following call that 0459 * either changes the buffer or disables the stream. 0460 */ 0461 0462 /** 0463 * struct drm_vmw_rect 0464 * 0465 * Defines a rectangle. Used in the overlay ioctl to define 0466 * source and destination rectangle. 0467 */ 0468 0469 struct drm_vmw_rect { 0470 __s32 x; 0471 __s32 y; 0472 __u32 w; 0473 __u32 h; 0474 }; 0475 0476 /** 0477 * struct drm_vmw_control_stream_arg 0478 * 0479 * @stream_id: Stearm to control 0480 * @enabled: If false all following arguments are ignored. 0481 * @handle: Handle to buffer for getting data from. 0482 * @format: Format of the overlay as understood by the host. 0483 * @width: Width of the overlay. 0484 * @height: Height of the overlay. 0485 * @size: Size of the overlay in bytes. 0486 * @pitch: Array of pitches, the two last are only used for YUV12 formats. 0487 * @offset: Offset from start of dma buffer to overlay. 0488 * @src: Source rect, must be within the defined area above. 0489 * @dst: Destination rect, x and y may be negative. 0490 * 0491 * Argument to the DRM_VMW_CONTROL_STREAM Ioctl. 0492 */ 0493 0494 struct drm_vmw_control_stream_arg { 0495 __u32 stream_id; 0496 __u32 enabled; 0497 0498 __u32 flags; 0499 __u32 color_key; 0500 0501 __u32 handle; 0502 __u32 offset; 0503 __s32 format; 0504 __u32 size; 0505 __u32 width; 0506 __u32 height; 0507 __u32 pitch[3]; 0508 0509 __u32 pad64; 0510 struct drm_vmw_rect src; 0511 struct drm_vmw_rect dst; 0512 }; 0513 0514 /*************************************************************************/ 0515 /** 0516 * DRM_VMW_CURSOR_BYPASS - Give extra information about cursor bypass. 0517 * 0518 */ 0519 0520 #define DRM_VMW_CURSOR_BYPASS_ALL (1 << 0) 0521 #define DRM_VMW_CURSOR_BYPASS_FLAGS (1) 0522 0523 /** 0524 * struct drm_vmw_cursor_bypass_arg 0525 * 0526 * @flags: Flags. 0527 * @crtc_id: Crtc id, only used if DMR_CURSOR_BYPASS_ALL isn't passed. 0528 * @xpos: X position of cursor. 0529 * @ypos: Y position of cursor. 0530 * @xhot: X hotspot. 0531 * @yhot: Y hotspot. 0532 * 0533 * Argument to the DRM_VMW_CURSOR_BYPASS Ioctl. 0534 */ 0535 0536 struct drm_vmw_cursor_bypass_arg { 0537 __u32 flags; 0538 __u32 crtc_id; 0539 __s32 xpos; 0540 __s32 ypos; 0541 __s32 xhot; 0542 __s32 yhot; 0543 }; 0544 0545 /*************************************************************************/ 0546 /** 0547 * DRM_VMW_CLAIM_STREAM - Claim a single stream. 0548 */ 0549 0550 /** 0551 * struct drm_vmw_context_arg 0552 * 0553 * @stream_id: Device unique context ID. 0554 * 0555 * Output argument to the DRM_VMW_CREATE_CONTEXT Ioctl. 0556 * Input argument to the DRM_VMW_UNREF_CONTEXT Ioctl. 0557 */ 0558 0559 struct drm_vmw_stream_arg { 0560 __u32 stream_id; 0561 __u32 pad64; 0562 }; 0563 0564 /*************************************************************************/ 0565 /** 0566 * DRM_VMW_UNREF_STREAM - Unclaim a stream. 0567 * 0568 * Return a single stream that was claimed by this process. Also makes 0569 * sure that the stream has been stopped. 0570 */ 0571 0572 /*************************************************************************/ 0573 /** 0574 * DRM_VMW_GET_3D_CAP 0575 * 0576 * Read 3D capabilities from the FIFO 0577 * 0578 */ 0579 0580 /** 0581 * struct drm_vmw_get_3d_cap_arg 0582 * 0583 * @buffer: Pointer to a buffer for capability data, cast to an __u64 0584 * @size: Max size to copy 0585 * 0586 * Input argument to the DRM_VMW_GET_3D_CAP_IOCTL 0587 * ioctls. 0588 */ 0589 0590 struct drm_vmw_get_3d_cap_arg { 0591 __u64 buffer; 0592 __u32 max_size; 0593 __u32 pad64; 0594 }; 0595 0596 /*************************************************************************/ 0597 /** 0598 * DRM_VMW_FENCE_WAIT 0599 * 0600 * Waits for a fence object to signal. The wait is interruptible, so that 0601 * signals may be delivered during the interrupt. The wait may timeout, 0602 * in which case the calls returns -EBUSY. If the wait is restarted, 0603 * that is restarting without resetting @cookie_valid to zero, 0604 * the timeout is computed from the first call. 0605 * 0606 * The flags argument to the DRM_VMW_FENCE_WAIT ioctl indicates what to wait 0607 * on: 0608 * DRM_VMW_FENCE_FLAG_EXEC: All commands ahead of the fence in the command 0609 * stream 0610 * have executed. 0611 * DRM_VMW_FENCE_FLAG_QUERY: All query results resulting from query finish 0612 * commands 0613 * in the buffer given to the EXECBUF ioctl returning the fence object handle 0614 * are available to user-space. 0615 * 0616 * DRM_VMW_WAIT_OPTION_UNREF: If this wait option is given, and the 0617 * fenc wait ioctl returns 0, the fence object has been unreferenced after 0618 * the wait. 0619 */ 0620 0621 #define DRM_VMW_FENCE_FLAG_EXEC (1 << 0) 0622 #define DRM_VMW_FENCE_FLAG_QUERY (1 << 1) 0623 0624 #define DRM_VMW_WAIT_OPTION_UNREF (1 << 0) 0625 0626 /** 0627 * struct drm_vmw_fence_wait_arg 0628 * 0629 * @handle: Fence object handle as returned by the DRM_VMW_EXECBUF ioctl. 0630 * @cookie_valid: Must be reset to 0 on first call. Left alone on restart. 0631 * @kernel_cookie: Set to 0 on first call. Left alone on restart. 0632 * @timeout_us: Wait timeout in microseconds. 0 for indefinite timeout. 0633 * @lazy: Set to 1 if timing is not critical. Allow more than a kernel tick 0634 * before returning. 0635 * @flags: Fence flags to wait on. 0636 * @wait_options: Options that control the behaviour of the wait ioctl. 0637 * 0638 * Input argument to the DRM_VMW_FENCE_WAIT ioctl. 0639 */ 0640 0641 struct drm_vmw_fence_wait_arg { 0642 __u32 handle; 0643 __s32 cookie_valid; 0644 __u64 kernel_cookie; 0645 __u64 timeout_us; 0646 __s32 lazy; 0647 __s32 flags; 0648 __s32 wait_options; 0649 __s32 pad64; 0650 }; 0651 0652 /*************************************************************************/ 0653 /** 0654 * DRM_VMW_FENCE_SIGNALED 0655 * 0656 * Checks if a fence object is signaled.. 0657 */ 0658 0659 /** 0660 * struct drm_vmw_fence_signaled_arg 0661 * 0662 * @handle: Fence object handle as returned by the DRM_VMW_EXECBUF ioctl. 0663 * @flags: Fence object flags input to DRM_VMW_FENCE_SIGNALED ioctl 0664 * @signaled: Out: Flags signaled. 0665 * @sequence: Out: Highest sequence passed so far. Can be used to signal the 0666 * EXEC flag of user-space fence objects. 0667 * 0668 * Input/Output argument to the DRM_VMW_FENCE_SIGNALED and DRM_VMW_FENCE_UNREF 0669 * ioctls. 0670 */ 0671 0672 struct drm_vmw_fence_signaled_arg { 0673 __u32 handle; 0674 __u32 flags; 0675 __s32 signaled; 0676 __u32 passed_seqno; 0677 __u32 signaled_flags; 0678 __u32 pad64; 0679 }; 0680 0681 /*************************************************************************/ 0682 /** 0683 * DRM_VMW_FENCE_UNREF 0684 * 0685 * Unreferences a fence object, and causes it to be destroyed if there are no 0686 * other references to it. 0687 * 0688 */ 0689 0690 /** 0691 * struct drm_vmw_fence_arg 0692 * 0693 * @handle: Fence object handle as returned by the DRM_VMW_EXECBUF ioctl. 0694 * 0695 * Input/Output argument to the DRM_VMW_FENCE_UNREF ioctl.. 0696 */ 0697 0698 struct drm_vmw_fence_arg { 0699 __u32 handle; 0700 __u32 pad64; 0701 }; 0702 0703 0704 /*************************************************************************/ 0705 /** 0706 * DRM_VMW_FENCE_EVENT 0707 * 0708 * Queues an event on a fence to be delivered on the drm character device 0709 * when the fence has signaled the DRM_VMW_FENCE_FLAG_EXEC flag. 0710 * Optionally the approximate time when the fence signaled is 0711 * given by the event. 0712 */ 0713 0714 /* 0715 * The event type 0716 */ 0717 #define DRM_VMW_EVENT_FENCE_SIGNALED 0x80000000 0718 0719 struct drm_vmw_event_fence { 0720 struct drm_event base; 0721 __u64 user_data; 0722 __u32 tv_sec; 0723 __u32 tv_usec; 0724 }; 0725 0726 /* 0727 * Flags that may be given to the command. 0728 */ 0729 /* Request fence signaled time on the event. */ 0730 #define DRM_VMW_FE_FLAG_REQ_TIME (1 << 0) 0731 0732 /** 0733 * struct drm_vmw_fence_event_arg 0734 * 0735 * @fence_rep: Pointer to fence_rep structure cast to __u64 or 0 if 0736 * the fence is not supposed to be referenced by user-space. 0737 * @user_info: Info to be delivered with the event. 0738 * @handle: Attach the event to this fence only. 0739 * @flags: A set of flags as defined above. 0740 */ 0741 struct drm_vmw_fence_event_arg { 0742 __u64 fence_rep; 0743 __u64 user_data; 0744 __u32 handle; 0745 __u32 flags; 0746 }; 0747 0748 0749 /*************************************************************************/ 0750 /** 0751 * DRM_VMW_PRESENT 0752 * 0753 * Executes an SVGA present on a given fb for a given surface. The surface 0754 * is placed on the framebuffer. Cliprects are given relative to the given 0755 * point (the point disignated by dest_{x|y}). 0756 * 0757 */ 0758 0759 /** 0760 * struct drm_vmw_present_arg 0761 * @fb_id: framebuffer id to present / read back from. 0762 * @sid: Surface id to present from. 0763 * @dest_x: X placement coordinate for surface. 0764 * @dest_y: Y placement coordinate for surface. 0765 * @clips_ptr: Pointer to an array of clip rects cast to an __u64. 0766 * @num_clips: Number of cliprects given relative to the framebuffer origin, 0767 * in the same coordinate space as the frame buffer. 0768 * @pad64: Unused 64-bit padding. 0769 * 0770 * Input argument to the DRM_VMW_PRESENT ioctl. 0771 */ 0772 0773 struct drm_vmw_present_arg { 0774 __u32 fb_id; 0775 __u32 sid; 0776 __s32 dest_x; 0777 __s32 dest_y; 0778 __u64 clips_ptr; 0779 __u32 num_clips; 0780 __u32 pad64; 0781 }; 0782 0783 0784 /*************************************************************************/ 0785 /** 0786 * DRM_VMW_PRESENT_READBACK 0787 * 0788 * Executes an SVGA present readback from a given fb to the dma buffer 0789 * currently bound as the fb. If there is no dma buffer bound to the fb, 0790 * an error will be returned. 0791 * 0792 */ 0793 0794 /** 0795 * struct drm_vmw_present_arg 0796 * @fb_id: fb_id to present / read back from. 0797 * @num_clips: Number of cliprects. 0798 * @clips_ptr: Pointer to an array of clip rects cast to an __u64. 0799 * @fence_rep: Pointer to a struct drm_vmw_fence_rep, cast to an __u64. 0800 * If this member is NULL, then the ioctl should not return a fence. 0801 */ 0802 0803 struct drm_vmw_present_readback_arg { 0804 __u32 fb_id; 0805 __u32 num_clips; 0806 __u64 clips_ptr; 0807 __u64 fence_rep; 0808 }; 0809 0810 /*************************************************************************/ 0811 /** 0812 * DRM_VMW_UPDATE_LAYOUT - Update layout 0813 * 0814 * Updates the preferred modes and connection status for connectors. The 0815 * command consists of one drm_vmw_update_layout_arg pointing to an array 0816 * of num_outputs drm_vmw_rect's. 0817 */ 0818 0819 /** 0820 * struct drm_vmw_update_layout_arg 0821 * 0822 * @num_outputs: number of active connectors 0823 * @rects: pointer to array of drm_vmw_rect cast to an __u64 0824 * 0825 * Input argument to the DRM_VMW_UPDATE_LAYOUT Ioctl. 0826 */ 0827 struct drm_vmw_update_layout_arg { 0828 __u32 num_outputs; 0829 __u32 pad64; 0830 __u64 rects; 0831 }; 0832 0833 0834 /*************************************************************************/ 0835 /** 0836 * DRM_VMW_CREATE_SHADER - Create shader 0837 * 0838 * Creates a shader and optionally binds it to a dma buffer containing 0839 * the shader byte-code. 0840 */ 0841 0842 /** 0843 * enum drm_vmw_shader_type - Shader types 0844 */ 0845 enum drm_vmw_shader_type { 0846 drm_vmw_shader_type_vs = 0, 0847 drm_vmw_shader_type_ps, 0848 }; 0849 0850 0851 /** 0852 * struct drm_vmw_shader_create_arg 0853 * 0854 * @shader_type: Shader type of the shader to create. 0855 * @size: Size of the byte-code in bytes. 0856 * where the shader byte-code starts 0857 * @buffer_handle: Buffer handle identifying the buffer containing the 0858 * shader byte-code 0859 * @shader_handle: On successful completion contains a handle that 0860 * can be used to subsequently identify the shader. 0861 * @offset: Offset in bytes into the buffer given by @buffer_handle, 0862 * 0863 * Input / Output argument to the DRM_VMW_CREATE_SHADER Ioctl. 0864 */ 0865 struct drm_vmw_shader_create_arg { 0866 enum drm_vmw_shader_type shader_type; 0867 __u32 size; 0868 __u32 buffer_handle; 0869 __u32 shader_handle; 0870 __u64 offset; 0871 }; 0872 0873 /*************************************************************************/ 0874 /** 0875 * DRM_VMW_UNREF_SHADER - Unreferences a shader 0876 * 0877 * Destroys a user-space reference to a shader, optionally destroying 0878 * it. 0879 */ 0880 0881 /** 0882 * struct drm_vmw_shader_arg 0883 * 0884 * @handle: Handle identifying the shader to destroy. 0885 * 0886 * Input argument to the DRM_VMW_UNREF_SHADER ioctl. 0887 */ 0888 struct drm_vmw_shader_arg { 0889 __u32 handle; 0890 __u32 pad64; 0891 }; 0892 0893 /*************************************************************************/ 0894 /** 0895 * DRM_VMW_GB_SURFACE_CREATE - Create a host guest-backed surface. 0896 * 0897 * Allocates a surface handle and queues a create surface command 0898 * for the host on the first use of the surface. The surface ID can 0899 * be used as the surface ID in commands referencing the surface. 0900 */ 0901 0902 /** 0903 * enum drm_vmw_surface_flags 0904 * 0905 * @drm_vmw_surface_flag_shareable: Whether the surface is shareable 0906 * @drm_vmw_surface_flag_scanout: Whether the surface is a scanout 0907 * surface. 0908 * @drm_vmw_surface_flag_create_buffer: Create a backup buffer if none is 0909 * given. 0910 * @drm_vmw_surface_flag_coherent: Back surface with coherent memory. 0911 */ 0912 enum drm_vmw_surface_flags { 0913 drm_vmw_surface_flag_shareable = (1 << 0), 0914 drm_vmw_surface_flag_scanout = (1 << 1), 0915 drm_vmw_surface_flag_create_buffer = (1 << 2), 0916 drm_vmw_surface_flag_coherent = (1 << 3), 0917 }; 0918 0919 /** 0920 * struct drm_vmw_gb_surface_create_req 0921 * 0922 * @svga3d_flags: SVGA3d surface flags for the device. 0923 * @format: SVGA3d format. 0924 * @mip_level: Number of mip levels for all faces. 0925 * @drm_surface_flags Flags as described above. 0926 * @multisample_count Future use. Set to 0. 0927 * @autogen_filter Future use. Set to 0. 0928 * @buffer_handle Buffer handle of backup buffer. SVGA3D_INVALID_ID 0929 * if none. 0930 * @base_size Size of the base mip level for all faces. 0931 * @array_size Must be zero for non-DX hardware, and if non-zero 0932 * svga3d_flags must have proper bind flags setup. 0933 * 0934 * Input argument to the DRM_VMW_GB_SURFACE_CREATE Ioctl. 0935 * Part of output argument for the DRM_VMW_GB_SURFACE_REF Ioctl. 0936 */ 0937 struct drm_vmw_gb_surface_create_req { 0938 __u32 svga3d_flags; 0939 __u32 format; 0940 __u32 mip_levels; 0941 enum drm_vmw_surface_flags drm_surface_flags; 0942 __u32 multisample_count; 0943 __u32 autogen_filter; 0944 __u32 buffer_handle; 0945 __u32 array_size; 0946 struct drm_vmw_size base_size; 0947 }; 0948 0949 /** 0950 * struct drm_vmw_gb_surface_create_rep 0951 * 0952 * @handle: Surface handle. 0953 * @backup_size: Size of backup buffers for this surface. 0954 * @buffer_handle: Handle of backup buffer. SVGA3D_INVALID_ID if none. 0955 * @buffer_size: Actual size of the buffer identified by 0956 * @buffer_handle 0957 * @buffer_map_handle: Offset into device address space for the buffer 0958 * identified by @buffer_handle. 0959 * 0960 * Part of output argument for the DRM_VMW_GB_SURFACE_REF ioctl. 0961 * Output argument for the DRM_VMW_GB_SURFACE_CREATE ioctl. 0962 */ 0963 struct drm_vmw_gb_surface_create_rep { 0964 __u32 handle; 0965 __u32 backup_size; 0966 __u32 buffer_handle; 0967 __u32 buffer_size; 0968 __u64 buffer_map_handle; 0969 }; 0970 0971 /** 0972 * union drm_vmw_gb_surface_create_arg 0973 * 0974 * @req: Input argument as described above. 0975 * @rep: Output argument as described above. 0976 * 0977 * Argument to the DRM_VMW_GB_SURFACE_CREATE ioctl. 0978 */ 0979 union drm_vmw_gb_surface_create_arg { 0980 struct drm_vmw_gb_surface_create_rep rep; 0981 struct drm_vmw_gb_surface_create_req req; 0982 }; 0983 0984 /*************************************************************************/ 0985 /** 0986 * DRM_VMW_GB_SURFACE_REF - Reference a host surface. 0987 * 0988 * Puts a reference on a host surface with a given handle, as previously 0989 * returned by the DRM_VMW_GB_SURFACE_CREATE ioctl. 0990 * A reference will make sure the surface isn't destroyed while we hold 0991 * it and will allow the calling client to use the surface handle in 0992 * the command stream. 0993 * 0994 * On successful return, the Ioctl returns the surface information given 0995 * to and returned from the DRM_VMW_GB_SURFACE_CREATE ioctl. 0996 */ 0997 0998 /** 0999 * struct drm_vmw_gb_surface_reference_arg 1000 * 1001 * @creq: The data used as input when the surface was created, as described 1002 * above at "struct drm_vmw_gb_surface_create_req" 1003 * @crep: Additional data output when the surface was created, as described 1004 * above at "struct drm_vmw_gb_surface_create_rep" 1005 * 1006 * Output Argument to the DRM_VMW_GB_SURFACE_REF ioctl. 1007 */ 1008 struct drm_vmw_gb_surface_ref_rep { 1009 struct drm_vmw_gb_surface_create_req creq; 1010 struct drm_vmw_gb_surface_create_rep crep; 1011 }; 1012 1013 /** 1014 * union drm_vmw_gb_surface_reference_arg 1015 * 1016 * @req: Input data as described above at "struct drm_vmw_surface_arg" 1017 * @rep: Output data as described above at "struct drm_vmw_gb_surface_ref_rep" 1018 * 1019 * Argument to the DRM_VMW_GB_SURFACE_REF Ioctl. 1020 */ 1021 union drm_vmw_gb_surface_reference_arg { 1022 struct drm_vmw_gb_surface_ref_rep rep; 1023 struct drm_vmw_surface_arg req; 1024 }; 1025 1026 1027 /*************************************************************************/ 1028 /** 1029 * DRM_VMW_SYNCCPU - Sync a DMA buffer / MOB for CPU access. 1030 * 1031 * Idles any previously submitted GPU operations on the buffer and 1032 * by default blocks command submissions that reference the buffer. 1033 * If the file descriptor used to grab a blocking CPU sync is closed, the 1034 * cpu sync is released. 1035 * The flags argument indicates how the grab / release operation should be 1036 * performed: 1037 */ 1038 1039 /** 1040 * enum drm_vmw_synccpu_flags - Synccpu flags: 1041 * 1042 * @drm_vmw_synccpu_read: Sync for read. If sync is done for read only, it's a 1043 * hint to the kernel to allow command submissions that references the buffer 1044 * for read-only. 1045 * @drm_vmw_synccpu_write: Sync for write. Block all command submissions 1046 * referencing this buffer. 1047 * @drm_vmw_synccpu_dontblock: Dont wait for GPU idle, but rather return 1048 * -EBUSY should the buffer be busy. 1049 * @drm_vmw_synccpu_allow_cs: Allow command submission that touches the buffer 1050 * while the buffer is synced for CPU. This is similar to the GEM bo idle 1051 * behavior. 1052 */ 1053 enum drm_vmw_synccpu_flags { 1054 drm_vmw_synccpu_read = (1 << 0), 1055 drm_vmw_synccpu_write = (1 << 1), 1056 drm_vmw_synccpu_dontblock = (1 << 2), 1057 drm_vmw_synccpu_allow_cs = (1 << 3) 1058 }; 1059 1060 /** 1061 * enum drm_vmw_synccpu_op - Synccpu operations: 1062 * 1063 * @drm_vmw_synccpu_grab: Grab the buffer for CPU operations 1064 * @drm_vmw_synccpu_release: Release a previous grab. 1065 */ 1066 enum drm_vmw_synccpu_op { 1067 drm_vmw_synccpu_grab, 1068 drm_vmw_synccpu_release 1069 }; 1070 1071 /** 1072 * struct drm_vmw_synccpu_arg 1073 * 1074 * @op: The synccpu operation as described above. 1075 * @handle: Handle identifying the buffer object. 1076 * @flags: Flags as described above. 1077 */ 1078 struct drm_vmw_synccpu_arg { 1079 enum drm_vmw_synccpu_op op; 1080 enum drm_vmw_synccpu_flags flags; 1081 __u32 handle; 1082 __u32 pad64; 1083 }; 1084 1085 /*************************************************************************/ 1086 /** 1087 * DRM_VMW_CREATE_EXTENDED_CONTEXT - Create a host context. 1088 * 1089 * Allocates a device unique context id, and queues a create context command 1090 * for the host. Does not wait for host completion. 1091 */ 1092 enum drm_vmw_extended_context { 1093 drm_vmw_context_legacy, 1094 drm_vmw_context_dx 1095 }; 1096 1097 /** 1098 * union drm_vmw_extended_context_arg 1099 * 1100 * @req: Context type. 1101 * @rep: Context identifier. 1102 * 1103 * Argument to the DRM_VMW_CREATE_EXTENDED_CONTEXT Ioctl. 1104 */ 1105 union drm_vmw_extended_context_arg { 1106 enum drm_vmw_extended_context req; 1107 struct drm_vmw_context_arg rep; 1108 }; 1109 1110 /*************************************************************************/ 1111 /* 1112 * DRM_VMW_HANDLE_CLOSE - Close a user-space handle and release its 1113 * underlying resource. 1114 * 1115 * Note that this ioctl is overlaid on the deprecated DRM_VMW_UNREF_DMABUF 1116 * Ioctl. 1117 */ 1118 1119 /** 1120 * struct drm_vmw_handle_close_arg 1121 * 1122 * @handle: Handle to close. 1123 * 1124 * Argument to the DRM_VMW_HANDLE_CLOSE Ioctl. 1125 */ 1126 struct drm_vmw_handle_close_arg { 1127 __u32 handle; 1128 __u32 pad64; 1129 }; 1130 #define drm_vmw_unref_dmabuf_arg drm_vmw_handle_close_arg 1131 1132 /*************************************************************************/ 1133 /** 1134 * DRM_VMW_GB_SURFACE_CREATE_EXT - Create a host guest-backed surface. 1135 * 1136 * Allocates a surface handle and queues a create surface command 1137 * for the host on the first use of the surface. The surface ID can 1138 * be used as the surface ID in commands referencing the surface. 1139 * 1140 * This new command extends DRM_VMW_GB_SURFACE_CREATE by adding version 1141 * parameter and 64 bit svga flag. 1142 */ 1143 1144 /** 1145 * enum drm_vmw_surface_version 1146 * 1147 * @drm_vmw_surface_gb_v1: Corresponds to current gb surface format with 1148 * svga3d surface flags split into 2, upper half and lower half. 1149 */ 1150 enum drm_vmw_surface_version { 1151 drm_vmw_gb_surface_v1, 1152 }; 1153 1154 /** 1155 * struct drm_vmw_gb_surface_create_ext_req 1156 * 1157 * @base: Surface create parameters. 1158 * @version: Version of surface create ioctl. 1159 * @svga3d_flags_upper_32_bits: Upper 32 bits of svga3d flags. 1160 * @multisample_pattern: Multisampling pattern when msaa is supported. 1161 * @quality_level: Precision settings for each sample. 1162 * @buffer_byte_stride: Buffer byte stride. 1163 * @must_be_zero: Reserved for future usage. 1164 * 1165 * Input argument to the DRM_VMW_GB_SURFACE_CREATE_EXT Ioctl. 1166 * Part of output argument for the DRM_VMW_GB_SURFACE_REF_EXT Ioctl. 1167 */ 1168 struct drm_vmw_gb_surface_create_ext_req { 1169 struct drm_vmw_gb_surface_create_req base; 1170 enum drm_vmw_surface_version version; 1171 __u32 svga3d_flags_upper_32_bits; 1172 __u32 multisample_pattern; 1173 __u32 quality_level; 1174 __u32 buffer_byte_stride; 1175 __u32 must_be_zero; 1176 }; 1177 1178 /** 1179 * union drm_vmw_gb_surface_create_ext_arg 1180 * 1181 * @req: Input argument as described above. 1182 * @rep: Output argument as described above. 1183 * 1184 * Argument to the DRM_VMW_GB_SURFACE_CREATE_EXT ioctl. 1185 */ 1186 union drm_vmw_gb_surface_create_ext_arg { 1187 struct drm_vmw_gb_surface_create_rep rep; 1188 struct drm_vmw_gb_surface_create_ext_req req; 1189 }; 1190 1191 /*************************************************************************/ 1192 /** 1193 * DRM_VMW_GB_SURFACE_REF_EXT - Reference a host surface. 1194 * 1195 * Puts a reference on a host surface with a given handle, as previously 1196 * returned by the DRM_VMW_GB_SURFACE_CREATE_EXT ioctl. 1197 * A reference will make sure the surface isn't destroyed while we hold 1198 * it and will allow the calling client to use the surface handle in 1199 * the command stream. 1200 * 1201 * On successful return, the Ioctl returns the surface information given 1202 * to and returned from the DRM_VMW_GB_SURFACE_CREATE_EXT ioctl. 1203 */ 1204 1205 /** 1206 * struct drm_vmw_gb_surface_ref_ext_rep 1207 * 1208 * @creq: The data used as input when the surface was created, as described 1209 * above at "struct drm_vmw_gb_surface_create_ext_req" 1210 * @crep: Additional data output when the surface was created, as described 1211 * above at "struct drm_vmw_gb_surface_create_rep" 1212 * 1213 * Output Argument to the DRM_VMW_GB_SURFACE_REF_EXT ioctl. 1214 */ 1215 struct drm_vmw_gb_surface_ref_ext_rep { 1216 struct drm_vmw_gb_surface_create_ext_req creq; 1217 struct drm_vmw_gb_surface_create_rep crep; 1218 }; 1219 1220 /** 1221 * union drm_vmw_gb_surface_reference_ext_arg 1222 * 1223 * @req: Input data as described above at "struct drm_vmw_surface_arg" 1224 * @rep: Output data as described above at 1225 * "struct drm_vmw_gb_surface_ref_ext_rep" 1226 * 1227 * Argument to the DRM_VMW_GB_SURFACE_REF Ioctl. 1228 */ 1229 union drm_vmw_gb_surface_reference_ext_arg { 1230 struct drm_vmw_gb_surface_ref_ext_rep rep; 1231 struct drm_vmw_surface_arg req; 1232 }; 1233 1234 /** 1235 * struct drm_vmw_msg_arg 1236 * 1237 * @send: Pointer to user-space msg string (null terminated). 1238 * @receive: Pointer to user-space receive buffer. 1239 * @send_only: Boolean whether this is only sending or receiving too. 1240 * 1241 * Argument to the DRM_VMW_MSG ioctl. 1242 */ 1243 struct drm_vmw_msg_arg { 1244 __u64 send; 1245 __u64 receive; 1246 __s32 send_only; 1247 __u32 receive_len; 1248 }; 1249 1250 /** 1251 * struct drm_vmw_mksstat_add_arg 1252 * 1253 * @stat: Pointer to user-space stat-counters array, page-aligned. 1254 * @info: Pointer to user-space counter-infos array, page-aligned. 1255 * @strs: Pointer to user-space stat strings, page-aligned. 1256 * @stat_len: Length in bytes of stat-counters array. 1257 * @info_len: Length in bytes of counter-infos array. 1258 * @strs_len: Length in bytes of the stat strings, terminators included. 1259 * @description: Pointer to instance descriptor string; will be truncated 1260 * to MKS_GUEST_STAT_INSTANCE_DESC_LENGTH chars. 1261 * @id: Output identifier of the produced record; -1 if error. 1262 * 1263 * Argument to the DRM_VMW_MKSSTAT_ADD ioctl. 1264 */ 1265 struct drm_vmw_mksstat_add_arg { 1266 __u64 stat; 1267 __u64 info; 1268 __u64 strs; 1269 __u64 stat_len; 1270 __u64 info_len; 1271 __u64 strs_len; 1272 __u64 description; 1273 __u64 id; 1274 }; 1275 1276 /** 1277 * struct drm_vmw_mksstat_remove_arg 1278 * 1279 * @id: Identifier of the record being disposed, originally obtained through 1280 * DRM_VMW_MKSSTAT_ADD ioctl. 1281 * 1282 * Argument to the DRM_VMW_MKSSTAT_REMOVE ioctl. 1283 */ 1284 struct drm_vmw_mksstat_remove_arg { 1285 __u64 id; 1286 }; 1287 1288 #if defined(__cplusplus) 1289 } 1290 #endif 1291 1292 #endif
[ Source navigation ] | [ Diff markup ] | [ Identifier search ] | [ general search ] |
This page was automatically generated by the 2.1.0 LXR engine. The LXR team |
![]() ![]() |