![]() |
|
|||
0001 /* SPDX-License-Identifier: GPL-2.0+ */ 0002 /* 0003 * Rockchip General Register Files definitions 0004 * 0005 * Copyright (c) 2018, Collabora Ltd. 0006 * Author: Enric Balletbo i Serra <enric.balletbo@collabora.com> 0007 */ 0008 0009 #ifndef __SOC_RK3399_GRF_H 0010 #define __SOC_RK3399_GRF_H 0011 0012 /* PMU GRF Registers */ 0013 #define RK3399_PMUGRF_OS_REG2 0x308 0014 #define RK3399_PMUGRF_DDRTYPE_SHIFT 13 0015 #define RK3399_PMUGRF_DDRTYPE_MASK 7 0016 #define RK3399_PMUGRF_DDRTYPE_DDR3 3 0017 #define RK3399_PMUGRF_DDRTYPE_LPDDR2 5 0018 #define RK3399_PMUGRF_DDRTYPE_LPDDR3 6 0019 #define RK3399_PMUGRF_DDRTYPE_LPDDR4 7 0020 0021 #endif
[ Source navigation ] | [ Diff markup ] | [ Identifier search ] | [ general search ] |
This page was automatically generated by the 2.1.0 LXR engine. The LXR team |
![]() ![]() |