0001
0002
0003
0004
0005
0006
0007
0008
0009
0010 #ifndef _LINUX_MFD_SYSCON_ATMEL_SFR_H
0011 #define _LINUX_MFD_SYSCON_ATMEL_SFR_H
0012
0013 #define AT91_SFR_DDRCFG 0x04
0014 #define AT91_SFR_CCFG_EBICSA 0x04
0015
0016 #define AT91_SFR_OHCIICR 0x10
0017 #define AT91_SFR_OHCIISR 0x14
0018 #define AT91_SFR_UTMICKTRIM 0x30
0019 #define AT91_SFR_UTMISWAP 0x3c
0020 #define AT91_SFR_LS 0x7c
0021 #define AT91_SFR_I2SCLKSEL 0x90
0022 #define AT91_SFR_WPMR 0xe4
0023
0024
0025 #define AT91_SFR_CCFG_EBI_CSA(cs, val) ((val) << (cs))
0026 #define AT91_SFR_CCFG_EBI_DBPUC BIT(8)
0027 #define AT91_SFR_CCFG_EBI_DBPDC BIT(9)
0028 #define AT91_SFR_CCFG_EBI_DRIVE BIT(17)
0029 #define AT91_SFR_CCFG_NFD0_ON_D16 BIT(24)
0030 #define AT91_SFR_CCFG_DDR_MP_EN BIT(25)
0031
0032 #define AT91_SFR_OHCIICR_RES(x) BIT(x)
0033 #define AT91_SFR_OHCIICR_ARIE BIT(4)
0034 #define AT91_SFR_OHCIICR_APPSTART BIT(5)
0035 #define AT91_SFR_OHCIICR_USB_SUSP(x) BIT(8 + (x))
0036 #define AT91_SFR_OHCIICR_UDPPUDIS BIT(23)
0037 #define AT91_OHCIICR_USB_SUSPEND GENMASK(10, 8)
0038
0039 #define AT91_SFR_OHCIISR_RIS(x) BIT(x)
0040
0041 #define AT91_UTMICKTRIM_FREQ GENMASK(1, 0)
0042
0043 #define AT91_SFR_UTMISWAP_PORT(x) BIT(x)
0044
0045 #define AT91_SFR_LS_VALUE(x) BIT(x)
0046 #define AT91_SFR_LS_MEM_POWER_GATING_ULP1_EN BIT(16)
0047
0048 #define AT91_SFR_WPMR_WPEN BIT(0)
0049 #define AT91_SFR_WPMR_WPKEY_MASK GENMASK(31, 8)
0050
0051 #endif