0001
0002
0003
0004
0005
0006
0007 #ifndef _LINUX_WM97XX_H
0008 #define _LINUX_WM97XX_H
0009
0010 #include <sound/core.h>
0011 #include <sound/pcm.h>
0012 #include <sound/ac97_codec.h>
0013 #include <sound/initval.h>
0014 #include <linux/types.h>
0015 #include <linux/list.h>
0016 #include <linux/input.h> /* Input device layer */
0017 #include <linux/platform_device.h>
0018
0019
0020
0021
0022 #define WM97xx_GENERIC 0x0000
0023 #define WM97xx_WM1613 0x1613
0024
0025
0026
0027
0028 #define AC97_WM97XX_DIGITISER1 0x76
0029 #define AC97_WM97XX_DIGITISER2 0x78
0030 #define AC97_WM97XX_DIGITISER_RD 0x7a
0031 #define AC97_WM9713_DIG1 0x74
0032 #define AC97_WM9713_DIG2 AC97_WM97XX_DIGITISER1
0033 #define AC97_WM9713_DIG3 AC97_WM97XX_DIGITISER2
0034
0035
0036
0037
0038 #define WM97XX_POLL 0x8000
0039 #define WM97XX_ADCSEL_X 0x1000
0040 #define WM97XX_ADCSEL_Y 0x2000
0041 #define WM97XX_ADCSEL_PRES 0x3000
0042 #define WM97XX_AUX_ID1 0x4000
0043 #define WM97XX_AUX_ID2 0x5000
0044 #define WM97XX_AUX_ID3 0x6000
0045 #define WM97XX_AUX_ID4 0x7000
0046 #define WM97XX_ADCSEL_MASK 0x7000
0047 #define WM97XX_COO 0x0800
0048 #define WM97XX_CTC 0x0400
0049 #define WM97XX_CM_RATE_93 0x0000
0050 #define WM97XX_CM_RATE_187 0x0100
0051 #define WM97XX_CM_RATE_375 0x0200
0052 #define WM97XX_CM_RATE_750 0x0300
0053 #define WM97XX_CM_RATE_8K 0x00f0
0054 #define WM97XX_CM_RATE_12K 0x01f0
0055 #define WM97XX_CM_RATE_24K 0x02f0
0056 #define WM97XX_CM_RATE_48K 0x03f0
0057 #define WM97XX_CM_RATE_MASK 0x03f0
0058 #define WM97XX_RATE(i) (((i & 3) << 8) | ((i & 4) ? 0xf0 : 0))
0059 #define WM97XX_DELAY(i) ((i << 4) & 0x00f0)
0060 #define WM97XX_DELAY_MASK 0x00f0
0061 #define WM97XX_SLEN 0x0008
0062 #define WM97XX_SLT(i) ((i - 5) & 0x7)
0063 #define WM97XX_SLT_MASK 0x0007
0064 #define WM97XX_PRP_DETW 0x4000
0065 #define WM97XX_PRP_DET 0x8000
0066 #define WM97XX_PRP_DET_DIG 0xc000
0067 #define WM97XX_RPR 0x2000
0068 #define WM97XX_PEN_DOWN 0x8000
0069
0070
0071 #define WM9712_45W 0x1000
0072 #define WM9712_PDEN 0x0800
0073 #define WM9712_WAIT 0x0200
0074 #define WM9712_PIL 0x0100
0075 #define WM9712_MASK_HI 0x0040
0076 #define WM9712_MASK_EDGE 0x0080
0077 #define WM9712_MASK_SYNC 0x00c0
0078 #define WM9712_RPU(i) (i&0x3f)
0079 #define WM9712_PD(i) (0x1 << i)
0080
0081
0082 #define AC97_WM9712_POWER 0x24
0083 #define AC97_WM9712_REV 0x58
0084
0085
0086 #define WM9705_PDEN 0x1000
0087 #define WM9705_PINV 0x0800
0088 #define WM9705_BSEN 0x0400
0089 #define WM9705_BINV 0x0200
0090 #define WM9705_WAIT 0x0100
0091 #define WM9705_PIL 0x0080
0092 #define WM9705_PHIZ 0x0040
0093 #define WM9705_MASK_HI 0x0010
0094 #define WM9705_MASK_EDGE 0x0020
0095 #define WM9705_MASK_SYNC 0x0030
0096 #define WM9705_PDD(i) (i & 0x000f)
0097
0098
0099
0100 #define WM9713_PDPOL 0x0400
0101 #define WM9713_POLL 0x0200
0102 #define WM9713_CTC 0x0100
0103 #define WM9713_ADCSEL_X 0x0002
0104 #define WM9713_ADCSEL_Y 0x0004
0105 #define WM9713_ADCSEL_PRES 0x0008
0106 #define WM9713_COO 0x0001
0107 #define WM9713_45W 0x1000
0108 #define WM9713_PDEN 0x0800
0109 #define WM9713_ADCSEL_MASK 0x00fe
0110 #define WM9713_WAIT 0x0200
0111
0112
0113 #define TS_COMP1 0x0
0114 #define TS_COMP2 0x1
0115 #define TS_BMON 0x2
0116 #define TS_WIPER 0x3
0117
0118
0119 #define WM97XX_ID1 0x574d
0120 #define WM9712_ID2 0x4c12
0121 #define WM9705_ID2 0x4c05
0122 #define WM9713_ID2 0x4c13
0123
0124
0125 #define WM97XX_MAX_GPIO 16
0126 #define WM97XX_GPIO_1 (1 << 1)
0127 #define WM97XX_GPIO_2 (1 << 2)
0128 #define WM97XX_GPIO_3 (1 << 3)
0129 #define WM97XX_GPIO_4 (1 << 4)
0130 #define WM97XX_GPIO_5 (1 << 5)
0131 #define WM97XX_GPIO_6 (1 << 6)
0132 #define WM97XX_GPIO_7 (1 << 7)
0133 #define WM97XX_GPIO_8 (1 << 8)
0134 #define WM97XX_GPIO_9 (1 << 9)
0135 #define WM97XX_GPIO_10 (1 << 10)
0136 #define WM97XX_GPIO_11 (1 << 11)
0137 #define WM97XX_GPIO_12 (1 << 12)
0138 #define WM97XX_GPIO_13 (1 << 13)
0139 #define WM97XX_GPIO_14 (1 << 14)
0140 #define WM97XX_GPIO_15 (1 << 15)
0141
0142
0143 #define AC97_LINK_FRAME 21
0144
0145
0146
0147
0148
0149 #define RC_AGAIN 0x00000001
0150
0151 #define RC_VALID 0x00000002
0152
0153 #define RC_PENUP 0x00000004
0154
0155
0156
0157 #define RC_PENDOWN 0x00000008
0158
0159
0160
0161
0162
0163
0164
0165 struct wm97xx_data {
0166 int x;
0167 int y;
0168 int p;
0169 };
0170
0171
0172
0173
0174 enum wm97xx_gpio_status {
0175 WM97XX_GPIO_HIGH,
0176 WM97XX_GPIO_LOW
0177 };
0178
0179
0180
0181
0182 enum wm97xx_gpio_dir {
0183 WM97XX_GPIO_IN,
0184 WM97XX_GPIO_OUT
0185 };
0186
0187
0188
0189
0190 enum wm97xx_gpio_pol {
0191 WM97XX_GPIO_POL_HIGH,
0192 WM97XX_GPIO_POL_LOW
0193 };
0194
0195
0196
0197
0198 enum wm97xx_gpio_sticky {
0199 WM97XX_GPIO_STICKY,
0200 WM97XX_GPIO_NOTSTICKY
0201 };
0202
0203
0204
0205
0206 enum wm97xx_gpio_wake {
0207 WM97XX_GPIO_WAKE,
0208 WM97XX_GPIO_NOWAKE
0209 };
0210
0211
0212
0213
0214 #define WM97XX_DIG_START 0x1
0215 #define WM97XX_DIG_STOP 0x2
0216 #define WM97XX_PHY_INIT 0x3
0217 #define WM97XX_AUX_PREPARE 0x4
0218 #define WM97XX_DIG_RESTORE 0x5
0219
0220 struct wm97xx;
0221
0222 extern struct wm97xx_codec_drv wm9705_codec;
0223 extern struct wm97xx_codec_drv wm9712_codec;
0224 extern struct wm97xx_codec_drv wm9713_codec;
0225
0226
0227
0228
0229 struct wm97xx_codec_drv {
0230 u16 id;
0231 char *name;
0232
0233
0234 int (*poll_sample) (struct wm97xx *, int adcsel, int *sample);
0235
0236
0237 int (*poll_touch) (struct wm97xx *, struct wm97xx_data *);
0238
0239 int (*acc_enable) (struct wm97xx *, int enable);
0240 void (*phy_init) (struct wm97xx *);
0241 void (*dig_enable) (struct wm97xx *, int enable);
0242 void (*dig_restore) (struct wm97xx *);
0243 void (*aux_prepare) (struct wm97xx *);
0244 };
0245
0246
0247
0248 struct wm97xx_mach_ops {
0249
0250
0251 int acc_enabled;
0252 void (*acc_pen_up) (struct wm97xx *);
0253 int (*acc_pen_down) (struct wm97xx *);
0254 int (*acc_startup) (struct wm97xx *);
0255 void (*acc_shutdown) (struct wm97xx *);
0256
0257
0258 int irq_gpio;
0259
0260
0261 void (*pre_sample) (int);
0262 void (*post_sample) (int);
0263 };
0264
0265 struct wm97xx {
0266 u16 dig[3], id, gpio[6], misc;
0267 u16 dig_save[3];
0268 struct wm97xx_codec_drv *codec;
0269 struct input_dev *input_dev;
0270 struct snd_ac97 *ac97;
0271 struct device *dev;
0272 struct platform_device *battery_dev;
0273 struct platform_device *touch_dev;
0274 struct wm97xx_mach_ops *mach_ops;
0275 struct mutex codec_mutex;
0276 struct delayed_work ts_reader;
0277 unsigned long ts_reader_interval;
0278 unsigned long ts_reader_min_interval;
0279 unsigned int pen_irq;
0280 struct workqueue_struct *ts_workq;
0281 u16 acc_slot;
0282 u16 acc_rate;
0283 unsigned pen_is_down:1;
0284 unsigned aux_waiting:1;
0285 unsigned pen_probably_down:1;
0286 u16 variant;
0287 u16 suspend_mode;
0288 };
0289
0290 struct wm97xx_batt_pdata {
0291 int batt_aux;
0292 int temp_aux;
0293 int min_voltage;
0294 int max_voltage;
0295 int batt_div;
0296 int batt_mult;
0297 int temp_div;
0298 int temp_mult;
0299 int batt_tech;
0300 char *batt_name;
0301 };
0302
0303 struct wm97xx_pdata {
0304 struct wm97xx_batt_pdata *batt_pdata;
0305 };
0306
0307
0308
0309
0310
0311 enum wm97xx_gpio_status wm97xx_get_gpio(struct wm97xx *wm, u32 gpio);
0312 void wm97xx_set_gpio(struct wm97xx *wm, u32 gpio,
0313 enum wm97xx_gpio_status status);
0314 void wm97xx_config_gpio(struct wm97xx *wm, u32 gpio,
0315 enum wm97xx_gpio_dir dir,
0316 enum wm97xx_gpio_pol pol,
0317 enum wm97xx_gpio_sticky sticky,
0318 enum wm97xx_gpio_wake wake);
0319
0320 void wm97xx_set_suspend_mode(struct wm97xx *wm, u16 mode);
0321
0322
0323 int wm97xx_reg_read(struct wm97xx *wm, u16 reg);
0324 void wm97xx_reg_write(struct wm97xx *wm, u16 reg, u16 val);
0325
0326
0327 int wm97xx_read_aux_adc(struct wm97xx *wm, u16 adcsel);
0328
0329
0330 int wm97xx_register_mach_ops(struct wm97xx *, struct wm97xx_mach_ops *);
0331 void wm97xx_unregister_mach_ops(struct wm97xx *);
0332
0333 #endif