0001
0002
0003
0004
0005
0006
0007 #ifndef __LINUX_REGULATOR_MT6397_H
0008 #define __LINUX_REGULATOR_MT6397_H
0009
0010 enum {
0011 MT6397_ID_VPCA15 = 0,
0012 MT6397_ID_VPCA7,
0013 MT6397_ID_VSRAMCA15,
0014 MT6397_ID_VSRAMCA7,
0015 MT6397_ID_VCORE,
0016 MT6397_ID_VGPU,
0017 MT6397_ID_VDRM,
0018 MT6397_ID_VIO18 = 7,
0019 MT6397_ID_VTCXO,
0020 MT6397_ID_VA28,
0021 MT6397_ID_VCAMA,
0022 MT6397_ID_VIO28,
0023 MT6397_ID_VUSB,
0024 MT6397_ID_VMC,
0025 MT6397_ID_VMCH,
0026 MT6397_ID_VEMC3V3,
0027 MT6397_ID_VGP1,
0028 MT6397_ID_VGP2,
0029 MT6397_ID_VGP3,
0030 MT6397_ID_VGP4,
0031 MT6397_ID_VGP5,
0032 MT6397_ID_VGP6,
0033 MT6397_ID_VIBR,
0034 MT6397_ID_RG_MAX,
0035 };
0036
0037 #define MT6397_MAX_REGULATOR MT6397_ID_RG_MAX
0038 #define MT6397_REGULATOR_ID97 0x97
0039 #define MT6397_REGULATOR_ID91 0x91
0040
0041 #endif