0001
0002
0003
0004
0005
0006
0007 #ifndef __LINUX_MFD_S2MPS13_H
0008 #define __LINUX_MFD_S2MPS13_H
0009
0010
0011 enum s2mps13_reg {
0012 S2MPS13_REG_ID,
0013 S2MPS13_REG_INT1,
0014 S2MPS13_REG_INT2,
0015 S2MPS13_REG_INT3,
0016 S2MPS13_REG_INT1M,
0017 S2MPS13_REG_INT2M,
0018 S2MPS13_REG_INT3M,
0019 S2MPS13_REG_ST1,
0020 S2MPS13_REG_ST2,
0021 S2MPS13_REG_PWRONSRC,
0022 S2MPS13_REG_OFFSRC,
0023 S2MPS13_REG_BU_CHG,
0024 S2MPS13_REG_RTCCTRL,
0025 S2MPS13_REG_CTRL1,
0026 S2MPS13_REG_CTRL2,
0027 S2MPS13_REG_RSVD1,
0028 S2MPS13_REG_RSVD2,
0029 S2MPS13_REG_RSVD3,
0030 S2MPS13_REG_RSVD4,
0031 S2MPS13_REG_RSVD5,
0032 S2MPS13_REG_RSVD6,
0033 S2MPS13_REG_CTRL3,
0034 S2MPS13_REG_RSVD7,
0035 S2MPS13_REG_RSVD8,
0036 S2MPS13_REG_WRSTBI,
0037 S2MPS13_REG_B1CTRL,
0038 S2MPS13_REG_B1OUT,
0039 S2MPS13_REG_B2CTRL,
0040 S2MPS13_REG_B2OUT,
0041 S2MPS13_REG_B3CTRL,
0042 S2MPS13_REG_B3OUT,
0043 S2MPS13_REG_B4CTRL,
0044 S2MPS13_REG_B4OUT,
0045 S2MPS13_REG_B5CTRL,
0046 S2MPS13_REG_B5OUT,
0047 S2MPS13_REG_B6CTRL,
0048 S2MPS13_REG_B6OUT,
0049 S2MPS13_REG_B7CTRL,
0050 S2MPS13_REG_B7SW,
0051 S2MPS13_REG_B7OUT,
0052 S2MPS13_REG_B8CTRL,
0053 S2MPS13_REG_B8OUT,
0054 S2MPS13_REG_B9CTRL,
0055 S2MPS13_REG_B9OUT,
0056 S2MPS13_REG_B10CTRL,
0057 S2MPS13_REG_B10OUT,
0058 S2MPS13_REG_BB1CTRL,
0059 S2MPS13_REG_BB1OUT,
0060 S2MPS13_REG_BUCK_RAMP1,
0061 S2MPS13_REG_BUCK_RAMP2,
0062 S2MPS13_REG_LDO_DVS1,
0063 S2MPS13_REG_LDO_DVS2,
0064 S2MPS13_REG_LDO_DVS3,
0065 S2MPS13_REG_B6OUT2,
0066 S2MPS13_REG_L1CTRL,
0067 S2MPS13_REG_L2CTRL,
0068 S2MPS13_REG_L3CTRL,
0069 S2MPS13_REG_L4CTRL,
0070 S2MPS13_REG_L5CTRL,
0071 S2MPS13_REG_L6CTRL,
0072 S2MPS13_REG_L7CTRL,
0073 S2MPS13_REG_L8CTRL,
0074 S2MPS13_REG_L9CTRL,
0075 S2MPS13_REG_L10CTRL,
0076 S2MPS13_REG_L11CTRL,
0077 S2MPS13_REG_L12CTRL,
0078 S2MPS13_REG_L13CTRL,
0079 S2MPS13_REG_L14CTRL,
0080 S2MPS13_REG_L15CTRL,
0081 S2MPS13_REG_L16CTRL,
0082 S2MPS13_REG_L17CTRL,
0083 S2MPS13_REG_L18CTRL,
0084 S2MPS13_REG_L19CTRL,
0085 S2MPS13_REG_L20CTRL,
0086 S2MPS13_REG_L21CTRL,
0087 S2MPS13_REG_L22CTRL,
0088 S2MPS13_REG_L23CTRL,
0089 S2MPS13_REG_L24CTRL,
0090 S2MPS13_REG_L25CTRL,
0091 S2MPS13_REG_L26CTRL,
0092 S2MPS13_REG_L27CTRL,
0093 S2MPS13_REG_L28CTRL,
0094 S2MPS13_REG_L29CTRL,
0095 S2MPS13_REG_L30CTRL,
0096 S2MPS13_REG_L31CTRL,
0097 S2MPS13_REG_L32CTRL,
0098 S2MPS13_REG_L33CTRL,
0099 S2MPS13_REG_L34CTRL,
0100 S2MPS13_REG_L35CTRL,
0101 S2MPS13_REG_L36CTRL,
0102 S2MPS13_REG_L37CTRL,
0103 S2MPS13_REG_L38CTRL,
0104 S2MPS13_REG_L39CTRL,
0105 S2MPS13_REG_L40CTRL,
0106 S2MPS13_REG_LDODSCH1,
0107 S2MPS13_REG_LDODSCH2,
0108 S2MPS13_REG_LDODSCH3,
0109 S2MPS13_REG_LDODSCH4,
0110 S2MPS13_REG_LDODSCH5,
0111 };
0112
0113
0114 enum s2mps13_regulators {
0115 S2MPS13_LDO1,
0116 S2MPS13_LDO2,
0117 S2MPS13_LDO3,
0118 S2MPS13_LDO4,
0119 S2MPS13_LDO5,
0120 S2MPS13_LDO6,
0121 S2MPS13_LDO7,
0122 S2MPS13_LDO8,
0123 S2MPS13_LDO9,
0124 S2MPS13_LDO10,
0125 S2MPS13_LDO11,
0126 S2MPS13_LDO12,
0127 S2MPS13_LDO13,
0128 S2MPS13_LDO14,
0129 S2MPS13_LDO15,
0130 S2MPS13_LDO16,
0131 S2MPS13_LDO17,
0132 S2MPS13_LDO18,
0133 S2MPS13_LDO19,
0134 S2MPS13_LDO20,
0135 S2MPS13_LDO21,
0136 S2MPS13_LDO22,
0137 S2MPS13_LDO23,
0138 S2MPS13_LDO24,
0139 S2MPS13_LDO25,
0140 S2MPS13_LDO26,
0141 S2MPS13_LDO27,
0142 S2MPS13_LDO28,
0143 S2MPS13_LDO29,
0144 S2MPS13_LDO30,
0145 S2MPS13_LDO31,
0146 S2MPS13_LDO32,
0147 S2MPS13_LDO33,
0148 S2MPS13_LDO34,
0149 S2MPS13_LDO35,
0150 S2MPS13_LDO36,
0151 S2MPS13_LDO37,
0152 S2MPS13_LDO38,
0153 S2MPS13_LDO39,
0154 S2MPS13_LDO40,
0155 S2MPS13_BUCK1,
0156 S2MPS13_BUCK2,
0157 S2MPS13_BUCK3,
0158 S2MPS13_BUCK4,
0159 S2MPS13_BUCK5,
0160 S2MPS13_BUCK6,
0161 S2MPS13_BUCK7,
0162 S2MPS13_BUCK8,
0163 S2MPS13_BUCK9,
0164 S2MPS13_BUCK10,
0165
0166 S2MPS13_REGULATOR_MAX,
0167 };
0168
0169
0170
0171
0172
0173
0174 #define S2MPS13_BUCK_RAMP_DELAY 12500
0175 #define S2MPS13_REG_WRSTBI_MASK BIT(5)
0176
0177 #endif