![]() |
|
|||
0001 /* SPDX-License-Identifier: GPL-2.0-or-later */ 0002 /* Copyright (C) 2012 Dialog Semiconductor Ltd. 0003 */ 0004 #ifndef __DA9055_PDATA_H 0005 #define __DA9055_PDATA_H 0006 0007 #define DA9055_MAX_REGULATORS 8 0008 0009 struct da9055; 0010 struct gpio_desc; 0011 0012 enum gpio_select { 0013 NO_GPIO = 0, 0014 GPIO_1, 0015 GPIO_2 0016 }; 0017 0018 struct da9055_pdata { 0019 int (*init) (struct da9055 *da9055); 0020 int irq_base; 0021 int gpio_base; 0022 0023 struct regulator_init_data *regulators[DA9055_MAX_REGULATORS]; 0024 /* Enable RTC in RESET Mode */ 0025 bool reset_enable; 0026 /* 0027 * GPI muxed pin to control 0028 * regulator state A/B, 0 if not available. 0029 */ 0030 int *gpio_ren; 0031 /* 0032 * GPI muxed pin to control 0033 * regulator set, 0 if not available. 0034 */ 0035 int *gpio_rsel; 0036 /* 0037 * Regulator mode control bits value (GPI offset) that 0038 * controls the regulator state, 0 if not available. 0039 */ 0040 enum gpio_select *reg_ren; 0041 /* 0042 * Regulator mode control bits value (GPI offset) that 0043 * controls the regulator set A/B, 0 if not available. 0044 */ 0045 enum gpio_select *reg_rsel; 0046 /* GPIO descriptors to enable regulator, NULL if not available */ 0047 struct gpio_desc **ena_gpiods; 0048 }; 0049 #endif /* __DA9055_PDATA_H */
[ Source navigation ] | [ Diff markup ] | [ Identifier search ] | [ general search ] |
This page was automatically generated by the 2.1.0 LXR engine. The LXR team |
![]() ![]() |