![]() |
|
|||
0001 /* SPDX-License-Identifier: GPL-2.0-only */ 0002 /* 0003 * Copyright (c) 2019-2020, NVIDIA CORPORATION. All rights reserved. 0004 */ 0005 0006 #ifndef _DT_BINDINGS_SOC_TEGRA_PMC_H 0007 #define _DT_BINDINGS_SOC_TEGRA_PMC_H 0008 0009 #define TEGRA_PMC_CLK_OUT_1 0 0010 #define TEGRA_PMC_CLK_OUT_2 1 0011 #define TEGRA_PMC_CLK_OUT_3 2 0012 #define TEGRA_PMC_CLK_BLINK 3 0013 0014 #define TEGRA_PMC_CLK_MAX 4 0015 0016 #endif /* _DT_BINDINGS_SOC_TEGRA_PMC_H */
[ Source navigation ] | [ Diff markup ] | [ Identifier search ] | [ general search ] |
This page was automatically generated by the 2.1.0 LXR engine. The LXR team |
![]() ![]() |