0001
0002
0003
0004
0005
0006 #ifndef DT_RESET_OXSEMI_OX820_H
0007 #define DT_RESET_OXSEMI_OX820_H
0008
0009 #define RESET_SCU 0
0010 #define RESET_LEON 1
0011 #define RESET_ARM0 2
0012 #define RESET_ARM1 3
0013 #define RESET_USBHS 4
0014 #define RESET_USBPHYA 5
0015 #define RESET_MAC 6
0016 #define RESET_PCIEA 7
0017 #define RESET_SGDMA 8
0018 #define RESET_CIPHER 9
0019 #define RESET_DDR 10
0020 #define RESET_SATA 11
0021 #define RESET_SATA_LINK 12
0022 #define RESET_SATA_PHY 13
0023 #define RESET_PCIEPHY 14
0024 #define RESET_NAND 15
0025 #define RESET_GPIO 16
0026 #define RESET_UART1 17
0027 #define RESET_UART2 18
0028 #define RESET_MISC 19
0029 #define RESET_I2S 20
0030 #define RESET_SD 21
0031 #define RESET_MAC_2 22
0032 #define RESET_PCIEB 23
0033 #define RESET_VIDEO 24
0034 #define RESET_DDR_PHY 25
0035 #define RESET_USBPHYB 26
0036 #define RESET_USBDEV 27
0037
0038 #define RESET_ARMDBG 29
0039 #define RESET_PLLA 30
0040 #define RESET_PLLB 31
0041
0042 #endif