Back to home page

OSCL-LXR

 
 

    


0001 /* SPDX-License-Identifier: GPL-2.0 */
0002 // Copyright (c) 2019 Nuvoton Technology corporation.
0003 
0004 #ifndef _DT_BINDINGS_NPCM7XX_RESET_H
0005 #define _DT_BINDINGS_NPCM7XX_RESET_H
0006 
0007 #define NPCM7XX_RESET_IPSRST1       0x20
0008 #define NPCM7XX_RESET_IPSRST2       0x24
0009 #define NPCM7XX_RESET_IPSRST3       0x34
0010 
0011 /* Reset lines on IP1 reset module (NPCM7XX_RESET_IPSRST1) */
0012 #define NPCM7XX_RESET_FIU3      1
0013 #define NPCM7XX_RESET_UDC1      5
0014 #define NPCM7XX_RESET_EMC1      6
0015 #define NPCM7XX_RESET_UART_2_3      7
0016 #define NPCM7XX_RESET_UDC2      8
0017 #define NPCM7XX_RESET_PECI      9
0018 #define NPCM7XX_RESET_AES       10
0019 #define NPCM7XX_RESET_UART_0_1      11
0020 #define NPCM7XX_RESET_MC        12
0021 #define NPCM7XX_RESET_SMB2      13
0022 #define NPCM7XX_RESET_SMB3      14
0023 #define NPCM7XX_RESET_SMB4      15
0024 #define NPCM7XX_RESET_SMB5      16
0025 #define NPCM7XX_RESET_PWM_M0        18
0026 #define NPCM7XX_RESET_TIMER_0_4     19
0027 #define NPCM7XX_RESET_TIMER_5_9     20
0028 #define NPCM7XX_RESET_EMC2      21
0029 #define NPCM7XX_RESET_UDC4      22
0030 #define NPCM7XX_RESET_UDC5      23
0031 #define NPCM7XX_RESET_UDC6      24
0032 #define NPCM7XX_RESET_UDC3      25
0033 #define NPCM7XX_RESET_ADC       27
0034 #define NPCM7XX_RESET_SMB6      28
0035 #define NPCM7XX_RESET_SMB7      29
0036 #define NPCM7XX_RESET_SMB0      30
0037 #define NPCM7XX_RESET_SMB1      31
0038 
0039 /* Reset lines on IP2 reset module (NPCM7XX_RESET_IPSRST2) */
0040 #define NPCM7XX_RESET_MFT0      0
0041 #define NPCM7XX_RESET_MFT1      1
0042 #define NPCM7XX_RESET_MFT2      2
0043 #define NPCM7XX_RESET_MFT3      3
0044 #define NPCM7XX_RESET_MFT4      4
0045 #define NPCM7XX_RESET_MFT5      5
0046 #define NPCM7XX_RESET_MFT6      6
0047 #define NPCM7XX_RESET_MFT7      7
0048 #define NPCM7XX_RESET_MMC       8
0049 #define NPCM7XX_RESET_SDHC      9
0050 #define NPCM7XX_RESET_GFX_SYS       10
0051 #define NPCM7XX_RESET_AHB_PCIBRG    11
0052 #define NPCM7XX_RESET_VDMA      12
0053 #define NPCM7XX_RESET_ECE       13
0054 #define NPCM7XX_RESET_VCD       14
0055 #define NPCM7XX_RESET_OTP       16
0056 #define NPCM7XX_RESET_SIOX1     18
0057 #define NPCM7XX_RESET_SIOX2     19
0058 #define NPCM7XX_RESET_3DES      21
0059 #define NPCM7XX_RESET_PSPI1     22
0060 #define NPCM7XX_RESET_PSPI2     23
0061 #define NPCM7XX_RESET_GMAC2     25
0062 #define NPCM7XX_RESET_USB_HOST      26
0063 #define NPCM7XX_RESET_GMAC1     28
0064 #define NPCM7XX_RESET_CP        31
0065 
0066 /* Reset lines on IP3 reset module (NPCM7XX_RESET_IPSRST3) */
0067 #define NPCM7XX_RESET_PWM_M1        0
0068 #define NPCM7XX_RESET_SMB12     1
0069 #define NPCM7XX_RESET_SPIX      2
0070 #define NPCM7XX_RESET_SMB13     3
0071 #define NPCM7XX_RESET_UDC0      4
0072 #define NPCM7XX_RESET_UDC7      5
0073 #define NPCM7XX_RESET_UDC8      6
0074 #define NPCM7XX_RESET_UDC9      7
0075 #define NPCM7XX_RESET_PCI_MAILBOX   9
0076 #define NPCM7XX_RESET_SMB14     12
0077 #define NPCM7XX_RESET_SHA       13
0078 #define NPCM7XX_RESET_SEC_ECC       14
0079 #define NPCM7XX_RESET_PCIE_RC       15
0080 #define NPCM7XX_RESET_TIMER_10_14   16
0081 #define NPCM7XX_RESET_RNG       17
0082 #define NPCM7XX_RESET_SMB15     18
0083 #define NPCM7XX_RESET_SMB8      19
0084 #define NPCM7XX_RESET_SMB9      20
0085 #define NPCM7XX_RESET_SMB10     21
0086 #define NPCM7XX_RESET_SMB11     22
0087 #define NPCM7XX_RESET_ESPI      23
0088 #define NPCM7XX_RESET_USB_PHY_1     24
0089 #define NPCM7XX_RESET_USB_PHY_2     25
0090 
0091 #endif