OSCL-LXR |
|
|
|
|||
0001 /* SPDX-License-Identifier: GPL-2.0-only */ 0002 /* 0003 * Delta TN48M CPLD GPIO driver 0004 * 0005 * Copyright (C) 2021 Sartura Ltd. 0006 * 0007 * Author: Robert Marko <robert.marko@sartura.hr> 0008 */ 0009 0010 #ifndef _DT_BINDINGS_RESET_TN48M_H 0011 #define _DT_BINDINGS_RESET_TN48M_H 0012 0013 #define CPU_88F7040_RESET 0 0014 #define CPU_88F6820_RESET 1 0015 #define MAC_98DX3265_RESET 2 0016 #define PHY_88E1680_RESET 3 0017 #define PHY_88E1512_RESET 4 0018 #define POE_RESET 5 0019 0020 #endif /* _DT_BINDINGS_RESET_TN48M_H */
| [ Source navigation ] | [ Diff markup ] | [ Identifier search ] | [ general search ] |
|
This page was automatically generated by the 2.1.0 LXR engine. The LXR team |
|