0001
0002
0003
0004
0005
0006 #ifndef __DT_BINDINGS_POWER_R8A77980_SYSC_H__
0007 #define __DT_BINDINGS_POWER_R8A77980_SYSC_H__
0008
0009
0010
0011
0012
0013
0014
0015 #define R8A77980_PD_A2SC2 0
0016 #define R8A77980_PD_A2SC3 1
0017 #define R8A77980_PD_A2SC4 2
0018 #define R8A77980_PD_A2DP0 3
0019 #define R8A77980_PD_A2DP1 4
0020 #define R8A77980_PD_CA53_CPU0 5
0021 #define R8A77980_PD_CA53_CPU1 6
0022 #define R8A77980_PD_CA53_CPU2 7
0023 #define R8A77980_PD_CA53_CPU3 8
0024 #define R8A77980_PD_A2CN 10
0025 #define R8A77980_PD_A3VIP0 11
0026 #define R8A77980_PD_A2IR5 12
0027 #define R8A77980_PD_CR7 13
0028 #define R8A77980_PD_A2IR4 15
0029 #define R8A77980_PD_CA53_SCU 21
0030 #define R8A77980_PD_A2IR0 23
0031 #define R8A77980_PD_A3IR 24
0032 #define R8A77980_PD_A3VIP1 25
0033 #define R8A77980_PD_A3VIP2 26
0034 #define R8A77980_PD_A2IR1 27
0035 #define R8A77980_PD_A2IR2 28
0036 #define R8A77980_PD_A2IR3 29
0037 #define R8A77980_PD_A2SC0 30
0038 #define R8A77980_PD_A2SC1 31
0039
0040
0041 #define R8A77980_PD_ALWAYS_ON 32
0042
0043 #endif