Back to home page

OSCL-LXR

 
 

    


0001 /* SPDX-License-Identifier: GPL-2.0
0002  *
0003  * Copyright (c) 2020 MediaTek Inc.
0004  * Author: Weiyi Lu <weiyi.lu@mediatek.com>
0005  */
0006 
0007 #ifndef _DT_BINDINGS_POWER_MT8192_POWER_H
0008 #define _DT_BINDINGS_POWER_MT8192_POWER_H
0009 
0010 #define MT8192_POWER_DOMAIN_AUDIO   0
0011 #define MT8192_POWER_DOMAIN_CONN    1
0012 #define MT8192_POWER_DOMAIN_MFG0    2
0013 #define MT8192_POWER_DOMAIN_MFG1    3
0014 #define MT8192_POWER_DOMAIN_MFG2    4
0015 #define MT8192_POWER_DOMAIN_MFG3    5
0016 #define MT8192_POWER_DOMAIN_MFG4    6
0017 #define MT8192_POWER_DOMAIN_MFG5    7
0018 #define MT8192_POWER_DOMAIN_MFG6    8
0019 #define MT8192_POWER_DOMAIN_DISP    9
0020 #define MT8192_POWER_DOMAIN_IPE     10
0021 #define MT8192_POWER_DOMAIN_ISP     11
0022 #define MT8192_POWER_DOMAIN_ISP2    12
0023 #define MT8192_POWER_DOMAIN_MDP     13
0024 #define MT8192_POWER_DOMAIN_VENC    14
0025 #define MT8192_POWER_DOMAIN_VDEC    15
0026 #define MT8192_POWER_DOMAIN_VDEC2   16
0027 #define MT8192_POWER_DOMAIN_CAM     17
0028 #define MT8192_POWER_DOMAIN_CAM_RAWA    18
0029 #define MT8192_POWER_DOMAIN_CAM_RAWB    19
0030 #define MT8192_POWER_DOMAIN_CAM_RAWC    20
0031 
0032 #endif /* _DT_BINDINGS_POWER_MT8192_POWER_H */