0001
0002
0003
0004
0005
0006
0007
0008
0009 #ifndef _DT_BINDINGS_MFD_MAX77620_H
0010 #define _DT_BINDINGS_MFD_MAX77620_H
0011
0012
0013 #define MAX77620_IRQ_TOP_GLBL 0
0014 #define MAX77620_IRQ_TOP_SD 1
0015 #define MAX77620_IRQ_TOP_LDO 2
0016 #define MAX77620_IRQ_TOP_GPIO 3
0017 #define MAX77620_IRQ_TOP_RTC 4
0018 #define MAX77620_IRQ_TOP_32K 5
0019 #define MAX77620_IRQ_TOP_ONOFF 6
0020 #define MAX77620_IRQ_LBT_MBATLOW 7
0021 #define MAX77620_IRQ_LBT_TJALRM1 8
0022 #define MAX77620_IRQ_LBT_TJALRM2 9
0023
0024
0025 #define MAX77620_FPS_EVENT_SRC_EN0 0
0026 #define MAX77620_FPS_EVENT_SRC_EN1 1
0027 #define MAX77620_FPS_EVENT_SRC_SW 2
0028
0029
0030 #define MAX77620_FPS_INACTIVE_STATE_SLEEP 0
0031 #define MAX77620_FPS_INACTIVE_STATE_LOW_POWER 1
0032
0033
0034 #define MAX77620_FPS_SRC_0 0
0035 #define MAX77620_FPS_SRC_1 1
0036 #define MAX77620_FPS_SRC_2 2
0037 #define MAX77620_FPS_SRC_NONE 3
0038 #define MAX77620_FPS_SRC_DEF 4
0039
0040 #endif