![]() |
|
|||
0001 /* SPDX-License-Identifier: GPL-2.0-only */ 0002 /* 0003 * Copyright (c) 2020 MediaTek Inc. 0004 * Author: Yong Wu <yong.wu@mediatek.com> 0005 */ 0006 #ifndef __DT_BINDINGS_MEMORY_MTK_MEMORY_PORT_H_ 0007 #define __DT_BINDINGS_MEMORY_MTK_MEMORY_PORT_H_ 0008 0009 #define MTK_LARB_NR_MAX 32 0010 0011 #define MTK_M4U_ID(larb, port) (((larb) << 5) | (port)) 0012 #define MTK_M4U_TO_LARB(id) (((id) >> 5) & 0x1f) 0013 #define MTK_M4U_TO_PORT(id) ((id) & 0x1f) 0014 0015 #define MTK_IFAIOMMU_PERI_ID(port) MTK_M4U_ID(0, port) 0016 0017 #endif
[ Source navigation ] | [ Diff markup ] | [ Identifier search ] | [ general search ] |
This page was automatically generated by the 2.1.0 LXR engine. The LXR team |
![]() ![]() |