0001
0002
0003
0004
0005
0006
0007
0008
0009
0010 #ifndef _DT_BINDINGS_INTERRUPT_CONTROLLER_ST_H
0011 #define _DT_BINDINGS_INTERRUPT_CONTROLLER_ST_H
0012
0013 #define ST_IRQ_SYSCFG_EXT_0 0
0014 #define ST_IRQ_SYSCFG_EXT_1 1
0015 #define ST_IRQ_SYSCFG_EXT_2 2
0016 #define ST_IRQ_SYSCFG_CTI_0 3
0017 #define ST_IRQ_SYSCFG_CTI_1 4
0018 #define ST_IRQ_SYSCFG_PMU_0 5
0019 #define ST_IRQ_SYSCFG_PMU_1 6
0020 #define ST_IRQ_SYSCFG_pl310_L2 7
0021 #define ST_IRQ_SYSCFG_DISABLED 0xFFFFFFFF
0022
0023 #define ST_IRQ_SYSCFG_EXT_1_INV 0x1
0024 #define ST_IRQ_SYSCFG_EXT_2_INV 0x2
0025 #define ST_IRQ_SYSCFG_EXT_3_INV 0x4
0026
0027 #endif