0001
0002
0003
0004
0005
0006
0007
0008 #ifndef __DT_BINDINGS_DMA_X1000_DMA_H__
0009 #define __DT_BINDINGS_DMA_X1000_DMA_H__
0010
0011
0012
0013
0014
0015 #define X1000_DMA_DMIC_RX 0x5
0016 #define X1000_DMA_I2S0_TX 0x6
0017 #define X1000_DMA_I2S0_RX 0x7
0018 #define X1000_DMA_AUTO 0x8
0019 #define X1000_DMA_UART2_TX 0x10
0020 #define X1000_DMA_UART2_RX 0x11
0021 #define X1000_DMA_UART1_TX 0x12
0022 #define X1000_DMA_UART1_RX 0x13
0023 #define X1000_DMA_UART0_TX 0x14
0024 #define X1000_DMA_UART0_RX 0x15
0025 #define X1000_DMA_SSI0_TX 0x16
0026 #define X1000_DMA_SSI0_RX 0x17
0027 #define X1000_DMA_MSC0_TX 0x1a
0028 #define X1000_DMA_MSC0_RX 0x1b
0029 #define X1000_DMA_MSC1_TX 0x1c
0030 #define X1000_DMA_MSC1_RX 0x1d
0031 #define X1000_DMA_PCM0_TX 0x20
0032 #define X1000_DMA_PCM0_RX 0x21
0033 #define X1000_DMA_SMB0_TX 0x24
0034 #define X1000_DMA_SMB0_RX 0x25
0035 #define X1000_DMA_SMB1_TX 0x26
0036 #define X1000_DMA_SMB1_RX 0x27
0037 #define X1000_DMA_SMB2_TX 0x28
0038 #define X1000_DMA_SMB2_RX 0x29
0039
0040 #endif