0001
0002
0003
0004
0005
0006
0007
0008
0009
0010
0011
0012
0013
0014
0015
0016
0017
0018
0019
0020
0021
0022
0023
0024
0025
0026
0027
0028
0029
0030
0031
0032
0033
0034
0035
0036
0037
0038
0039
0040
0041
0042
0043 #ifndef _DT_BINDINGS_CLK_SUN8I_A23_A33_H_
0044 #define _DT_BINDINGS_CLK_SUN8I_A23_A33_H_
0045
0046 #define CLK_PLL_MIPI 13
0047
0048 #define CLK_CPUX 18
0049
0050 #define CLK_BUS_MIPI_DSI 23
0051 #define CLK_BUS_SS 24
0052 #define CLK_BUS_DMA 25
0053 #define CLK_BUS_MMC0 26
0054 #define CLK_BUS_MMC1 27
0055 #define CLK_BUS_MMC2 28
0056 #define CLK_BUS_NAND 29
0057 #define CLK_BUS_DRAM 30
0058 #define CLK_BUS_HSTIMER 31
0059 #define CLK_BUS_SPI0 32
0060 #define CLK_BUS_SPI1 33
0061 #define CLK_BUS_OTG 34
0062 #define CLK_BUS_EHCI 35
0063 #define CLK_BUS_OHCI 36
0064 #define CLK_BUS_VE 37
0065 #define CLK_BUS_LCD 38
0066 #define CLK_BUS_CSI 39
0067 #define CLK_BUS_DE_BE 40
0068 #define CLK_BUS_DE_FE 41
0069 #define CLK_BUS_GPU 42
0070 #define CLK_BUS_MSGBOX 43
0071 #define CLK_BUS_SPINLOCK 44
0072 #define CLK_BUS_DRC 45
0073 #define CLK_BUS_SAT 46
0074 #define CLK_BUS_CODEC 47
0075 #define CLK_BUS_PIO 48
0076 #define CLK_BUS_I2S0 49
0077 #define CLK_BUS_I2S1 50
0078 #define CLK_BUS_I2C0 51
0079 #define CLK_BUS_I2C1 52
0080 #define CLK_BUS_I2C2 53
0081 #define CLK_BUS_UART0 54
0082 #define CLK_BUS_UART1 55
0083 #define CLK_BUS_UART2 56
0084 #define CLK_BUS_UART3 57
0085 #define CLK_BUS_UART4 58
0086 #define CLK_NAND 59
0087 #define CLK_MMC0 60
0088 #define CLK_MMC0_SAMPLE 61
0089 #define CLK_MMC0_OUTPUT 62
0090 #define CLK_MMC1 63
0091 #define CLK_MMC1_SAMPLE 64
0092 #define CLK_MMC1_OUTPUT 65
0093 #define CLK_MMC2 66
0094 #define CLK_MMC2_SAMPLE 67
0095 #define CLK_MMC2_OUTPUT 68
0096 #define CLK_SS 69
0097 #define CLK_SPI0 70
0098 #define CLK_SPI1 71
0099 #define CLK_I2S0 72
0100 #define CLK_I2S1 73
0101 #define CLK_USB_PHY0 74
0102 #define CLK_USB_PHY1 75
0103 #define CLK_USB_HSIC 76
0104 #define CLK_USB_HSIC_12M 77
0105 #define CLK_USB_OHCI 78
0106
0107 #define CLK_DRAM_VE 80
0108 #define CLK_DRAM_CSI 81
0109 #define CLK_DRAM_DRC 82
0110 #define CLK_DRAM_DE_FE 83
0111 #define CLK_DRAM_DE_BE 84
0112 #define CLK_DE_BE 85
0113 #define CLK_DE_FE 86
0114 #define CLK_LCD_CH0 87
0115 #define CLK_LCD_CH1 88
0116 #define CLK_CSI_SCLK 89
0117 #define CLK_CSI_MCLK 90
0118 #define CLK_VE 91
0119 #define CLK_AC_DIG 92
0120 #define CLK_AC_DIG_4X 93
0121 #define CLK_AVS 94
0122
0123 #define CLK_DSI_SCLK 96
0124 #define CLK_DSI_DPHY 97
0125 #define CLK_DRC 98
0126 #define CLK_GPU 99
0127 #define CLK_ATS 100
0128
0129 #endif