0001
0002
0003
0004
0005
0006
0007
0008
0009
0010
0011
0012
0013
0014
0015
0016
0017
0018
0019
0020
0021
0022
0023
0024
0025
0026
0027
0028
0029
0030
0031
0032
0033
0034
0035
0036
0037
0038
0039
0040
0041
0042
0043 #ifndef _DT_BINDINGS_CLK_SUN50I_A64_H_
0044 #define _DT_BINDINGS_CLK_SUN50I_A64_H_
0045
0046 #define CLK_PLL_VIDEO0 7
0047 #define CLK_PLL_PERIPH0 11
0048
0049 #define CLK_CPUX 21
0050 #define CLK_BUS_MIPI_DSI 28
0051 #define CLK_BUS_CE 29
0052 #define CLK_BUS_DMA 30
0053 #define CLK_BUS_MMC0 31
0054 #define CLK_BUS_MMC1 32
0055 #define CLK_BUS_MMC2 33
0056 #define CLK_BUS_NAND 34
0057 #define CLK_BUS_DRAM 35
0058 #define CLK_BUS_EMAC 36
0059 #define CLK_BUS_TS 37
0060 #define CLK_BUS_HSTIMER 38
0061 #define CLK_BUS_SPI0 39
0062 #define CLK_BUS_SPI1 40
0063 #define CLK_BUS_OTG 41
0064 #define CLK_BUS_EHCI0 42
0065 #define CLK_BUS_EHCI1 43
0066 #define CLK_BUS_OHCI0 44
0067 #define CLK_BUS_OHCI1 45
0068 #define CLK_BUS_VE 46
0069 #define CLK_BUS_TCON0 47
0070 #define CLK_BUS_TCON1 48
0071 #define CLK_BUS_DEINTERLACE 49
0072 #define CLK_BUS_CSI 50
0073 #define CLK_BUS_HDMI 51
0074 #define CLK_BUS_DE 52
0075 #define CLK_BUS_GPU 53
0076 #define CLK_BUS_MSGBOX 54
0077 #define CLK_BUS_SPINLOCK 55
0078 #define CLK_BUS_CODEC 56
0079 #define CLK_BUS_SPDIF 57
0080 #define CLK_BUS_PIO 58
0081 #define CLK_BUS_THS 59
0082 #define CLK_BUS_I2S0 60
0083 #define CLK_BUS_I2S1 61
0084 #define CLK_BUS_I2S2 62
0085 #define CLK_BUS_I2C0 63
0086 #define CLK_BUS_I2C1 64
0087 #define CLK_BUS_I2C2 65
0088 #define CLK_BUS_SCR 66
0089 #define CLK_BUS_UART0 67
0090 #define CLK_BUS_UART1 68
0091 #define CLK_BUS_UART2 69
0092 #define CLK_BUS_UART3 70
0093 #define CLK_BUS_UART4 71
0094 #define CLK_BUS_DBG 72
0095 #define CLK_THS 73
0096 #define CLK_NAND 74
0097 #define CLK_MMC0 75
0098 #define CLK_MMC1 76
0099 #define CLK_MMC2 77
0100 #define CLK_TS 78
0101 #define CLK_CE 79
0102 #define CLK_SPI0 80
0103 #define CLK_SPI1 81
0104 #define CLK_I2S0 82
0105 #define CLK_I2S1 83
0106 #define CLK_I2S2 84
0107 #define CLK_SPDIF 85
0108 #define CLK_USB_PHY0 86
0109 #define CLK_USB_PHY1 87
0110 #define CLK_USB_HSIC 88
0111 #define CLK_USB_HSIC_12M 89
0112
0113 #define CLK_USB_OHCI0 91
0114
0115 #define CLK_USB_OHCI1 93
0116 #define CLK_DRAM 94
0117 #define CLK_DRAM_VE 95
0118 #define CLK_DRAM_CSI 96
0119 #define CLK_DRAM_DEINTERLACE 97
0120 #define CLK_DRAM_TS 98
0121 #define CLK_DE 99
0122 #define CLK_TCON0 100
0123 #define CLK_TCON1 101
0124 #define CLK_DEINTERLACE 102
0125 #define CLK_CSI_MISC 103
0126 #define CLK_CSI_SCLK 104
0127 #define CLK_CSI_MCLK 105
0128 #define CLK_VE 106
0129 #define CLK_AC_DIG 107
0130 #define CLK_AC_DIG_4X 108
0131 #define CLK_AVS 109
0132 #define CLK_HDMI 110
0133 #define CLK_HDMI_DDC 111
0134 #define CLK_MBUS 112
0135 #define CLK_DSI_DPHY 113
0136 #define CLK_GPU 114
0137
0138 #endif