Back to home page

OSCL-LXR

 
 

    


0001 /* SPDX-License-Identifier: GPL-2.0 */
0002 /*
0003  * Copyright (C) 2017, Intel Corporation
0004  */
0005 
0006 #ifndef __STRATIX10_CLOCK_H
0007 #define __STRATIX10_CLOCK_H
0008 
0009 /* fixed rate clocks */
0010 #define STRATIX10_OSC1          0
0011 #define STRATIX10_CB_INTOSC_HS_DIV2_CLK 1
0012 #define STRATIX10_CB_INTOSC_LS_CLK  2
0013 #define STRATIX10_F2S_FREE_CLK      3
0014 
0015 /* fixed factor clocks */
0016 #define STRATIX10_L4_SYS_FREE_CLK   4
0017 #define STRATIX10_MPU_PERIPH_CLK    5
0018 #define STRATIX10_MPU_L2RAM_CLK     6
0019 #define STRATIX10_SDMMC_CIU_CLK     7
0020 
0021 /* PLL clocks */
0022 #define STRATIX10_MAIN_PLL_CLK      8
0023 #define STRATIX10_PERIPH_PLL_CLK    9
0024 #define STRATIX10_BOOT_CLK      10
0025 
0026 /* Periph clocks */
0027 #define STRATIX10_MAIN_MPU_BASE_CLK 11
0028 #define STRATIX10_MAIN_NOC_BASE_CLK 12
0029 #define STRATIX10_MAIN_EMACA_CLK    13
0030 #define STRATIX10_MAIN_EMACB_CLK    14
0031 #define STRATIX10_MAIN_EMAC_PTP_CLK 15
0032 #define STRATIX10_MAIN_GPIO_DB_CLK  16
0033 #define STRATIX10_MAIN_SDMMC_CLK    17
0034 #define STRATIX10_MAIN_S2F_USR0_CLK 18
0035 #define STRATIX10_MAIN_S2F_USR1_CLK 19
0036 #define STRATIX10_MAIN_PSI_REF_CLK  20
0037 
0038 #define STRATIX10_PERI_MPU_BASE_CLK 21
0039 #define STRATIX10_PERI_NOC_BASE_CLK 22
0040 #define STRATIX10_PERI_EMACA_CLK    23
0041 #define STRATIX10_PERI_EMACB_CLK    24
0042 #define STRATIX10_PERI_EMAC_PTP_CLK 25
0043 #define STRATIX10_PERI_GPIO_DB_CLK  26
0044 #define STRATIX10_PERI_SDMMC_CLK    27
0045 #define STRATIX10_PERI_S2F_USR0_CLK 28
0046 #define STRATIX10_PERI_S2F_USR1_CLK 29
0047 #define STRATIX10_PERI_PSI_REF_CLK  30
0048 
0049 #define STRATIX10_MPU_FREE_CLK      31
0050 #define STRATIX10_NOC_FREE_CLK      32
0051 #define STRATIX10_S2F_USR0_CLK      33
0052 #define STRATIX10_NOC_CLK       34
0053 #define STRATIX10_EMAC_A_FREE_CLK   35
0054 #define STRATIX10_EMAC_B_FREE_CLK   36
0055 #define STRATIX10_EMAC_PTP_FREE_CLK 37
0056 #define STRATIX10_GPIO_DB_FREE_CLK  38
0057 #define STRATIX10_SDMMC_FREE_CLK    39
0058 #define STRATIX10_S2F_USER1_FREE_CLK    40
0059 #define STRATIX10_PSI_REF_FREE_CLK  41
0060 
0061 /* Gate clocks */
0062 #define STRATIX10_MPU_CLK       42
0063 #define STRATIX10_L4_MAIN_CLK       43
0064 #define STRATIX10_L4_MP_CLK     44
0065 #define STRATIX10_L4_SP_CLK     45
0066 #define STRATIX10_CS_AT_CLK     46
0067 #define STRATIX10_CS_TRACE_CLK      47
0068 #define STRATIX10_CS_PDBG_CLK       48
0069 #define STRATIX10_CS_TIMER_CLK      49
0070 #define STRATIX10_S2F_USER0_CLK     50
0071 #define STRATIX10_S2F_USER1_CLK     51
0072 #define STRATIX10_EMAC0_CLK     52
0073 #define STRATIX10_EMAC1_CLK     53
0074 #define STRATIX10_EMAC2_CLK     54
0075 #define STRATIX10_EMAC_PTP_CLK      55
0076 #define STRATIX10_GPIO_DB_CLK       56
0077 #define STRATIX10_SDMMC_CLK     57
0078 #define STRATIX10_PSI_REF_CLK       58
0079 #define STRATIX10_USB_CLK       59
0080 #define STRATIX10_SPI_M_CLK     60
0081 #define STRATIX10_NAND_CLK      61
0082 #define STRATIX10_NAND_X_CLK        62
0083 #define STRATIX10_NAND_ECC_CLK      63
0084 #define STRATIX10_NUM_CLKS      64
0085 
0086 #endif  /* __STRATIX10_CLOCK_H */