![]() |
|
|||
0001 /* SPDX-License-Identifier: (GPL-2.0 OR MIT) */ 0002 /* 0003 * Copyright (C) 2018-2019 SiFive, Inc. 0004 * Wesley Terpstra 0005 * Paul Walmsley 0006 */ 0007 0008 #ifndef __DT_BINDINGS_CLOCK_SIFIVE_FU540_PRCI_H 0009 #define __DT_BINDINGS_CLOCK_SIFIVE_FU540_PRCI_H 0010 0011 /* Clock indexes for use by Device Tree data and the PRCI driver */ 0012 0013 #define FU540_PRCI_CLK_COREPLL 0 0014 #define FU540_PRCI_CLK_DDRPLL 1 0015 #define FU540_PRCI_CLK_GEMGXLPLL 2 0016 #define FU540_PRCI_CLK_TLCLK 3 0017 0018 #endif
[ Source navigation ] | [ Diff markup ] | [ Identifier search ] | [ general search ] |
This page was automatically generated by the 2.1.0 LXR engine. The LXR team |
![]() ![]() |