0001
0002
0003
0004
0005
0006
0007
0008
0009
0010
0011
0012 #ifndef _DT_BINDINGS_CLOCK_S5PV210_AUDSS_H
0013 #define _DT_BINDINGS_CLOCK_S5PV210_AUDSS_H
0014
0015 #define CLK_MOUT_AUDSS 0
0016 #define CLK_MOUT_I2S_A 1
0017
0018 #define CLK_DOUT_AUD_BUS 2
0019 #define CLK_DOUT_I2S_A 3
0020
0021 #define CLK_I2S 4
0022 #define CLK_HCLK_I2S 5
0023 #define CLK_HCLK_UART 6
0024 #define CLK_HCLK_HWA 7
0025 #define CLK_HCLK_DMA 8
0026 #define CLK_HCLK_BUF 9
0027 #define CLK_HCLK_RP 10
0028
0029 #define AUDSS_MAX_CLKS 11
0030
0031 #endif