Back to home page

OSCL-LXR

 
 

    


0001 /* SPDX-License-Identifier: GPL-2.0-only */
0002 /*
0003  * Copyright (C) 2020 Renesas Electronics Corp.
0004  */
0005 #ifndef __DT_BINDINGS_CLOCK_R8A779A0_CPG_MSSR_H__
0006 #define __DT_BINDINGS_CLOCK_R8A779A0_CPG_MSSR_H__
0007 
0008 #include <dt-bindings/clock/renesas-cpg-mssr.h>
0009 
0010 /* r8a779A0 CPG Core Clocks */
0011 #define R8A779A0_CLK_Z0         0
0012 #define R8A779A0_CLK_ZX         1
0013 #define R8A779A0_CLK_Z1         2
0014 #define R8A779A0_CLK_ZR         3
0015 #define R8A779A0_CLK_ZS         4
0016 #define R8A779A0_CLK_ZT         5
0017 #define R8A779A0_CLK_ZTR        6
0018 #define R8A779A0_CLK_S1D1       7
0019 #define R8A779A0_CLK_S1D2       8
0020 #define R8A779A0_CLK_S1D4       9
0021 #define R8A779A0_CLK_S1D8       10
0022 #define R8A779A0_CLK_S1D12      11
0023 #define R8A779A0_CLK_S3D1       12
0024 #define R8A779A0_CLK_S3D2       13
0025 #define R8A779A0_CLK_S3D4       14
0026 #define R8A779A0_CLK_LB         15
0027 #define R8A779A0_CLK_CP         16
0028 #define R8A779A0_CLK_CL         17
0029 #define R8A779A0_CLK_CL16MCK        18
0030 #define R8A779A0_CLK_ZB30       19
0031 #define R8A779A0_CLK_ZB30D2     20
0032 #define R8A779A0_CLK_ZB30D4     21
0033 #define R8A779A0_CLK_ZB31       22
0034 #define R8A779A0_CLK_ZB31D2     23
0035 #define R8A779A0_CLK_ZB31D4     24
0036 #define R8A779A0_CLK_SD0H       25
0037 #define R8A779A0_CLK_SD0        26
0038 #define R8A779A0_CLK_RPC        27
0039 #define R8A779A0_CLK_RPCD2      28
0040 #define R8A779A0_CLK_MSO        29
0041 #define R8A779A0_CLK_CANFD      30
0042 #define R8A779A0_CLK_CSI0       31
0043 #define R8A779A0_CLK_FRAY       32
0044 #define R8A779A0_CLK_DSI        33
0045 #define R8A779A0_CLK_VIP        34
0046 #define R8A779A0_CLK_ADGH       35
0047 #define R8A779A0_CLK_CNNDSP     36
0048 #define R8A779A0_CLK_ICU        37
0049 #define R8A779A0_CLK_ICUD2      38
0050 #define R8A779A0_CLK_VCBUS      39
0051 #define R8A779A0_CLK_CBFUSA     40
0052 #define R8A779A0_CLK_R          41
0053 #define R8A779A0_CLK_OSC        42
0054 
0055 #endif /* __DT_BINDINGS_CLOCK_R8A779A0_CPG_MSSR_H__ */