0001
0002
0003
0004
0005
0006
0007
0008 #ifndef __DT_BINDINGS_CLOCK_R8A7779_H__
0009 #define __DT_BINDINGS_CLOCK_R8A7779_H__
0010
0011
0012 #define R8A7779_CLK_PLLA 0
0013 #define R8A7779_CLK_Z 1
0014 #define R8A7779_CLK_ZS 2
0015 #define R8A7779_CLK_S 3
0016 #define R8A7779_CLK_S1 4
0017 #define R8A7779_CLK_P 5
0018 #define R8A7779_CLK_B 6
0019 #define R8A7779_CLK_OUT 7
0020
0021
0022 #define R8A7779_CLK_HSPI 7
0023 #define R8A7779_CLK_TMU2 14
0024 #define R8A7779_CLK_TMU1 15
0025 #define R8A7779_CLK_TMU0 16
0026 #define R8A7779_CLK_HSCIF1 18
0027 #define R8A7779_CLK_HSCIF0 19
0028 #define R8A7779_CLK_SCIF5 21
0029 #define R8A7779_CLK_SCIF4 22
0030 #define R8A7779_CLK_SCIF3 23
0031 #define R8A7779_CLK_SCIF2 24
0032 #define R8A7779_CLK_SCIF1 25
0033 #define R8A7779_CLK_SCIF0 26
0034 #define R8A7779_CLK_I2C3 27
0035 #define R8A7779_CLK_I2C2 28
0036 #define R8A7779_CLK_I2C1 29
0037 #define R8A7779_CLK_I2C0 30
0038
0039
0040 #define R8A7779_CLK_USB01 0
0041 #define R8A7779_CLK_USB2 1
0042 #define R8A7779_CLK_DU 3
0043 #define R8A7779_CLK_VIN2 8
0044 #define R8A7779_CLK_VIN1 9
0045 #define R8A7779_CLK_VIN0 10
0046 #define R8A7779_CLK_ETHER 14
0047 #define R8A7779_CLK_SATA 15
0048 #define R8A7779_CLK_PCIE 16
0049 #define R8A7779_CLK_VIN3 20
0050
0051
0052 #define R8A7779_CLK_SDHI3 20
0053 #define R8A7779_CLK_SDHI2 21
0054 #define R8A7779_CLK_SDHI1 22
0055 #define R8A7779_CLK_SDHI0 23
0056 #define R8A7779_CLK_MMC1 30
0057 #define R8A7779_CLK_MMC0 31
0058
0059
0060 #endif