0001
0002
0003
0004
0005
0006 #ifndef __DT_BINDINGS_CLOCK_R8A7778_H__
0007 #define __DT_BINDINGS_CLOCK_R8A7778_H__
0008
0009
0010 #define R8A7778_CLK_PLLA 0
0011 #define R8A7778_CLK_PLLB 1
0012 #define R8A7778_CLK_B 2
0013 #define R8A7778_CLK_OUT 3
0014 #define R8A7778_CLK_P 4
0015 #define R8A7778_CLK_S 5
0016 #define R8A7778_CLK_S1 6
0017
0018
0019 #define R8A7778_CLK_I2C0 30
0020 #define R8A7778_CLK_I2C1 29
0021 #define R8A7778_CLK_I2C2 28
0022 #define R8A7778_CLK_I2C3 27
0023 #define R8A7778_CLK_SCIF0 26
0024 #define R8A7778_CLK_SCIF1 25
0025 #define R8A7778_CLK_SCIF2 24
0026 #define R8A7778_CLK_SCIF3 23
0027 #define R8A7778_CLK_SCIF4 22
0028 #define R8A7778_CLK_SCIF5 21
0029 #define R8A7778_CLK_HSCIF0 19
0030 #define R8A7778_CLK_HSCIF1 18
0031 #define R8A7778_CLK_TMU0 16
0032 #define R8A7778_CLK_TMU1 15
0033 #define R8A7778_CLK_TMU2 14
0034 #define R8A7778_CLK_SSI0 12
0035 #define R8A7778_CLK_SSI1 11
0036 #define R8A7778_CLK_SSI2 10
0037 #define R8A7778_CLK_SSI3 9
0038 #define R8A7778_CLK_SRU 8
0039 #define R8A7778_CLK_HSPI 7
0040
0041
0042 #define R8A7778_CLK_ETHER 14
0043 #define R8A7778_CLK_VIN0 10
0044 #define R8A7778_CLK_VIN1 9
0045 #define R8A7778_CLK_USB 0
0046
0047
0048 #define R8A7778_CLK_MMC 31
0049 #define R8A7778_CLK_SDHI0 23
0050 #define R8A7778_CLK_SDHI1 22
0051 #define R8A7778_CLK_SDHI2 21
0052 #define R8A7778_CLK_SSI4 11
0053 #define R8A7778_CLK_SSI5 10
0054 #define R8A7778_CLK_SSI6 9
0055 #define R8A7778_CLK_SSI7 8
0056 #define R8A7778_CLK_SSI8 7
0057
0058
0059 #define R8A7778_CLK_SRU_SRC0 31
0060 #define R8A7778_CLK_SRU_SRC1 30
0061 #define R8A7778_CLK_SRU_SRC2 29
0062 #define R8A7778_CLK_SRU_SRC3 28
0063 #define R8A7778_CLK_SRU_SRC4 27
0064 #define R8A7778_CLK_SRU_SRC5 26
0065 #define R8A7778_CLK_SRU_SRC6 25
0066 #define R8A7778_CLK_SRU_SRC7 24
0067 #define R8A7778_CLK_SRU_SRC8 23
0068
0069 #endif