0001
0002
0003
0004
0005
0006 #ifndef _DT_BINDINGS_CLK_QCOM_LPASS_CORE_CC_SC7280_H
0007 #define _DT_BINDINGS_CLK_QCOM_LPASS_CORE_CC_SC7280_H
0008
0009
0010 #define LPASS_CORE_CC_DIG_PLL 0
0011 #define LPASS_CORE_CC_DIG_PLL_OUT_MAIN_DIV_CLK_SRC 1
0012 #define LPASS_CORE_CC_DIG_PLL_OUT_ODD 2
0013 #define LPASS_CORE_CC_CORE_CLK 3
0014 #define LPASS_CORE_CC_CORE_CLK_SRC 4
0015 #define LPASS_CORE_CC_EXT_IF0_CLK_SRC 5
0016 #define LPASS_CORE_CC_EXT_IF0_IBIT_CLK 6
0017 #define LPASS_CORE_CC_EXT_IF1_CLK_SRC 7
0018 #define LPASS_CORE_CC_EXT_IF1_IBIT_CLK 8
0019 #define LPASS_CORE_CC_LPM_CORE_CLK 9
0020 #define LPASS_CORE_CC_LPM_MEM0_CORE_CLK 10
0021 #define LPASS_CORE_CC_SYSNOC_MPORT_CORE_CLK 11
0022
0023
0024 #define LPASS_CORE_CC_LPASS_CORE_HM_GDSC 0
0025
0026 #endif