0001
0002
0003
0004
0005
0006 #ifndef _DT_BINDINGS_CLK_QCOM_LPASS_CORE_CC_SC7180_H
0007 #define _DT_BINDINGS_CLK_QCOM_LPASS_CORE_CC_SC7180_H
0008
0009
0010 #define LPASS_LPAAUDIO_DIG_PLL 0
0011 #define LPASS_LPAAUDIO_DIG_PLL_OUT_ODD 1
0012 #define CORE_CLK_SRC 2
0013 #define EXT_MCLK0_CLK_SRC 3
0014 #define LPAIF_PRI_CLK_SRC 4
0015 #define LPAIF_SEC_CLK_SRC 5
0016 #define LPASS_AUDIO_CORE_CORE_CLK 6
0017 #define LPASS_AUDIO_CORE_EXT_MCLK0_CLK 7
0018 #define LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CLK 8
0019 #define LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CLK 9
0020 #define LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CLK 10
0021
0022
0023 #define LPASS_CORE_HM_GDSCR 0
0024
0025
0026 #define LPASS_AUDIO_HM_GDSCR 0
0027 #define LPASS_PDC_HM_GDSCR 1
0028
0029 #endif