0001
0002
0003
0004
0005
0006 #ifndef _DT_BINDINGS_CLK_LCC_MSM8960_H
0007 #define _DT_BINDINGS_CLK_LCC_MSM8960_H
0008
0009 #define PLL4 0
0010 #define MI2S_OSR_SRC 1
0011 #define MI2S_OSR_CLK 2
0012 #define MI2S_DIV_CLK 3
0013 #define MI2S_BIT_DIV_CLK 4
0014 #define MI2S_BIT_CLK 5
0015 #define PCM_SRC 6
0016 #define PCM_CLK_OUT 7
0017 #define PCM_CLK 8
0018 #define SLIMBUS_SRC 9
0019 #define AUDIO_SLIMBUS_CLK 10
0020 #define SPS_SLIMBUS_CLK 11
0021 #define CODEC_I2S_MIC_OSR_SRC 12
0022 #define CODEC_I2S_MIC_OSR_CLK 13
0023 #define CODEC_I2S_MIC_DIV_CLK 14
0024 #define CODEC_I2S_MIC_BIT_DIV_CLK 15
0025 #define CODEC_I2S_MIC_BIT_CLK 16
0026 #define SPARE_I2S_MIC_OSR_SRC 17
0027 #define SPARE_I2S_MIC_OSR_CLK 18
0028 #define SPARE_I2S_MIC_DIV_CLK 19
0029 #define SPARE_I2S_MIC_BIT_DIV_CLK 20
0030 #define SPARE_I2S_MIC_BIT_CLK 21
0031 #define CODEC_I2S_SPKR_OSR_SRC 22
0032 #define CODEC_I2S_SPKR_OSR_CLK 23
0033 #define CODEC_I2S_SPKR_DIV_CLK 24
0034 #define CODEC_I2S_SPKR_BIT_DIV_CLK 25
0035 #define CODEC_I2S_SPKR_BIT_CLK 26
0036 #define SPARE_I2S_SPKR_OSR_SRC 27
0037 #define SPARE_I2S_SPKR_OSR_CLK 28
0038 #define SPARE_I2S_SPKR_DIV_CLK 29
0039 #define SPARE_I2S_SPKR_BIT_DIV_CLK 30
0040 #define SPARE_I2S_SPKR_BIT_CLK 31
0041
0042 #endif