0001
0002
0003
0004
0005
0006 #ifndef _DT_BINDINGS_CLK_QCOM_GPU_CC_SM8250_H
0007 #define _DT_BINDINGS_CLK_QCOM_GPU_CC_SM8250_H
0008
0009
0010 #define GPU_CC_AHB_CLK 0
0011 #define GPU_CC_CRC_AHB_CLK 1
0012 #define GPU_CC_CX_APB_CLK 2
0013 #define GPU_CC_CX_GMU_CLK 3
0014 #define GPU_CC_CX_SNOC_DVM_CLK 4
0015 #define GPU_CC_CXO_AON_CLK 5
0016 #define GPU_CC_CXO_CLK 6
0017 #define GPU_CC_GMU_CLK_SRC 7
0018 #define GPU_CC_GX_GMU_CLK 8
0019 #define GPU_CC_PLL1 9
0020 #define GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK 10
0021
0022
0023 #define GPUCC_GPU_CC_ACD_BCR 0
0024 #define GPUCC_GPU_CC_CX_BCR 1
0025 #define GPUCC_GPU_CC_GFX3D_AON_BCR 2
0026 #define GPUCC_GPU_CC_GMU_BCR 3
0027 #define GPUCC_GPU_CC_GX_BCR 4
0028 #define GPUCC_GPU_CC_XO_BCR 5
0029
0030
0031 #define GPU_CX_GDSC 0
0032 #define GPU_GX_GDSC 1
0033
0034 #endif