0001
0002
0003
0004
0005
0006
0007 #ifndef _DT_BINDINGS_CLK_SDM_GPUCC_660_H
0008 #define _DT_BINDINGS_CLK_SDM_GPUCC_660_H
0009
0010 #define GPUCC_CXO_CLK 0
0011 #define GPU_PLL0_PLL 1
0012 #define GPU_PLL1_PLL 2
0013 #define GFX3D_CLK_SRC 3
0014 #define RBCPR_CLK_SRC 4
0015 #define RBBMTIMER_CLK_SRC 5
0016 #define GPUCC_RBCPR_CLK 6
0017 #define GPUCC_GFX3D_CLK 7
0018 #define GPUCC_RBBMTIMER_CLK 8
0019
0020 #define GPU_CX_GDSC 0
0021 #define GPU_GX_GDSC 1
0022
0023 #define GPU_CX_BCR 0
0024 #define GPU_GX_BCR 1
0025 #define RBCPR_BCR 2
0026 #define SPDM_BCR 3
0027
0028 #endif