![]() |
|
|||
0001 /* SPDX-License-Identifier: GPL-2.0-only */ 0002 /* 0003 * Copyright (c) 2019 Microchip Inc. 0004 * 0005 * Author: Lars Povlsen <lars.povlsen@microchip.com> 0006 */ 0007 0008 #ifndef _DT_BINDINGS_CLK_SPARX5_H 0009 #define _DT_BINDINGS_CLK_SPARX5_H 0010 0011 #define CLK_ID_CORE 0 0012 #define CLK_ID_DDR 1 0013 #define CLK_ID_CPU2 2 0014 #define CLK_ID_ARM2 3 0015 #define CLK_ID_AUX1 4 0016 #define CLK_ID_AUX2 5 0017 #define CLK_ID_AUX3 6 0018 #define CLK_ID_AUX4 7 0019 #define CLK_ID_SYNCE 8 0020 0021 #define N_CLOCKS 9 0022 0023 #endif
[ Source navigation ] | [ Diff markup ] | [ Identifier search ] | [ general search ] |
This page was automatically generated by the 2.1.0 LXR engine. The LXR team |
![]() ![]() |