![]() |
|
|||
0001 /* SPDX-License-Identifier: GPL-2.0-only */ 0002 /* 0003 * TI DaVinci clocksource driver 0004 * 0005 * Copyright (C) 2019 Texas Instruments 0006 * Author: Bartosz Golaszewski <bgolaszewski@baylibre.com> 0007 */ 0008 0009 #ifndef __TIMER_DAVINCI_H__ 0010 #define __TIMER_DAVINCI_H__ 0011 0012 #include <linux/clk.h> 0013 #include <linux/ioport.h> 0014 0015 enum { 0016 DAVINCI_TIMER_CLOCKEVENT_IRQ, 0017 DAVINCI_TIMER_CLOCKSOURCE_IRQ, 0018 DAVINCI_TIMER_NUM_IRQS, 0019 }; 0020 0021 /** 0022 * struct davinci_timer_cfg - davinci clocksource driver configuration struct 0023 * @reg: register range resource 0024 * @irq: clockevent and clocksource interrupt resources 0025 * @cmp_off: if set - it specifies the compare register used for clockevent 0026 * 0027 * Note: if the compare register is specified, the driver will use the bottom 0028 * clock half for both clocksource and clockevent and the compare register 0029 * to generate event irqs. The user must supply the correct compare register 0030 * interrupt number. 0031 * 0032 * This is only used by da830 the DSP of which uses the top half. The timer 0033 * driver still configures the top half to run in free-run mode. 0034 */ 0035 struct davinci_timer_cfg { 0036 struct resource reg; 0037 struct resource irq[DAVINCI_TIMER_NUM_IRQS]; 0038 unsigned int cmp_off; 0039 }; 0040 0041 int __init davinci_timer_register(struct clk *clk, 0042 const struct davinci_timer_cfg *data); 0043 0044 #endif /* __TIMER_DAVINCI_H__ */
[ Source navigation ] | [ Diff markup ] | [ Identifier search ] | [ general search ] |
This page was automatically generated by the 2.1.0 LXR engine. The LXR team |
![]() ![]() |