0001
0002
0003
0004
0005
0006
0007
0008
0009
0010
0011
0012
0013 #ifndef __S3C2410FB_H
0014 #define __S3C2410FB_H
0015
0016 enum s3c_drv_type {
0017 DRV_S3C2410,
0018 DRV_S3C2412,
0019 };
0020
0021 struct s3c2410fb_info {
0022 struct device *dev;
0023 struct clk *clk;
0024
0025 struct resource *mem;
0026 void __iomem *io;
0027 void __iomem *irq_base;
0028
0029 enum s3c_drv_type drv_type;
0030 struct s3c2410fb_hw regs;
0031
0032 unsigned long clk_rate;
0033 unsigned int palette_ready;
0034
0035 #ifdef CONFIG_ARM_S3C24XX_CPUFREQ
0036 struct notifier_block freq_transition;
0037 #endif
0038
0039
0040 u32 palette_buffer[256];
0041 u32 pseudo_pal[16];
0042 };
0043
0044 #define PALETTE_BUFF_CLEAR (0x80000000)
0045
0046 int s3c2410fb_init(void);
0047
0048 #endif