Back to home page

OSCL-LXR

 
 

    


0001 /* SPDX-License-Identifier: GPL-2.0 */
0002 #ifndef _CARMINEFB_REGS_H
0003 #define _CARMINEFB_REGS_H
0004 
0005 #define CARMINE_OVERLAY_EXT_MODE    (0x00000002)
0006 #define CARMINE_GRAPH_REG       (0x00000000)
0007 #define CARMINE_DISP0_REG       (0x00100000)
0008 #define CARMINE_DISP1_REG       (0x00140000)
0009 #define CARMINE_WB_REG          (0x00180000)
0010 #define CARMINE_DCTL_REG        (0x00300000)
0011 #define CARMINE_CTL_REG         (0x00400000)
0012 #define CARMINE_WINDOW_MODE     (0x00000001)
0013 #define CARMINE_EXTEND_MODE     (CARMINE_WINDOW_MODE | \
0014                     CARMINE_OVERLAY_EXT_MODE)
0015 #define CARMINE_L0E         (1 << 16)
0016 #define CARMINE_L2E         (1 << 18)
0017 #define CARMINE_DEN         (1 << 31)
0018 
0019 #define CARMINE_EXT_CMODE_DIRECT24_RGBA     (0xC0000000)
0020 #define CARMINE_DCTL_REG_MODE_ADD       (0x00)
0021 #define CARMINE_DCTL_REG_SETTIME1_EMODE     (0x04)
0022 #define CARMINE_DCTL_REG_REFRESH_SETTIME2   (0x08)
0023 #define CARMINE_DCTL_REG_RSV0_STATES        (0x0C)
0024 #define CARMINE_DCTL_REG_RSV2_RSV1      (0x10)
0025 #define CARMINE_DCTL_REG_DDRIF2_DDRIF1      (0x14)
0026 #define CARMINE_DCTL_REG_IOCONT1_IOCONT0    (0x24)
0027 #define CARMINE_DCTL_REG_STATES_MASK        (0x000F)
0028 #define CARMINE_DCTL_INIT_WAIT_INTERVAL     (1)
0029 #define CARMINE_DCTL_INIT_WAIT_LIMIT        (5000)
0030 #define CARMINE_WB_REG_WBM_DEFAULT      (0x0001c020)
0031 #define CARMINE_DISP_REG_L0RM           (0x1880)
0032 #define CARMINE_DISP_REG_L0PX           (0x1884)
0033 #define CARMINE_DISP_REG_L0PY           (0x1888)
0034 #define CARMINE_DISP_REG_L2RM           (0x18A0)
0035 #define CARMINE_DISP_REG_L2PX           (0x18A4)
0036 #define CARMINE_DISP_REG_L2PY           (0x18A8)
0037 #define CARMINE_DISP_REG_L3RM           (0x18B0)
0038 #define CARMINE_DISP_REG_L3PX           (0x18B4)
0039 #define CARMINE_DISP_REG_L3PY           (0x18B8)
0040 #define CARMINE_DISP_REG_L4RM           (0x18C0)
0041 #define CARMINE_DISP_REG_L4PX           (0x18C4)
0042 #define CARMINE_DISP_REG_L4PY           (0x18C8)
0043 #define CARMINE_DISP_REG_L5RM           (0x18D0)
0044 #define CARMINE_DISP_REG_L5PX           (0x18D4)
0045 #define CARMINE_DISP_REG_L5PY           (0x18D8)
0046 #define CARMINE_DISP_REG_L6RM           (0x1924)
0047 #define CARMINE_DISP_REG_L6PX           (0x1928)
0048 #define CARMINE_DISP_REG_L6PY           (0x192C)
0049 #define CARMINE_DISP_REG_L7RM           (0x1964)
0050 #define CARMINE_DISP_REG_L7PX           (0x1968)
0051 #define CARMINE_DISP_REG_L7PY           (0x196C)
0052 #define CARMINE_WB_REG_WBM          (0x0004)
0053 #define CARMINE_DISP_HTP_SHIFT          (16)
0054 #define CARMINE_DISP_HDB_SHIFT          (16)
0055 #define CARMINE_DISP_HSW_SHIFT          (16)
0056 #define CARMINE_DISP_VSW_SHIFT          (24)
0057 #define CARMINE_DISP_VTR_SHIFT          (16)
0058 #define CARMINE_DISP_VDP_SHIFT          (16)
0059 #define CARMINE_CURSOR_CUTZ_MASK        (0x00000100)
0060 #define CARMINE_CURSOR0_PRIORITY_MASK       (0x00010000)
0061 #define CARMINE_CURSOR1_PRIORITY_MASK       (0x00020000)
0062 #define CARMINE_DISP_WIDTH_SHIFT        (16)
0063 #define CARMINE_DISP_WIN_H_SHIFT        (16)
0064 #define CARMINE_DISP_REG_H_TOTAL        (0x0004)
0065 #define CARMINE_DISP_REG_H_PERIOD       (0x0008)
0066 #define CARMINE_DISP_REG_V_H_W_H_POS        (0x000C)
0067 #define CARMINE_DISP_REG_V_TOTAL        (0x0010)
0068 #define CARMINE_DISP_REG_V_PERIOD_POS       (0x0014)
0069 #define CARMINE_DISP_REG_L0_MODE_W_H        (0x0020)
0070 #define CARMINE_DISP_REG_L0_ORG_ADR     (0x0024)
0071 #define CARMINE_DISP_REG_L0_DISP_ADR        (0x0028)
0072 #define CARMINE_DISP_REG_L0_DISP_POS        (0x002C)
0073 #define CARMINE_DISP_REG_L1_WIDTH       (0x0030)
0074 #define CARMINE_DISP_REG_L1_ORG_ADR     (0x0034)
0075 #define CARMINE_DISP_REG_L2_MODE_W_H        (0x0040)
0076 #define CARMINE_DISP_REG_L2_ORG_ADR1        (0x0044)
0077 #define CARMINE_DISP_REG_L2_DISP_ADR1       (0x0048)
0078 #define CARMINE_DISP_REG_L2_DISP_POS        (0x0054)
0079 #define CARMINE_DISP_REG_L3_MODE_W_H        (0x0058)
0080 #define CARMINE_DISP_REG_L3_ORG_ADR1        (0x005C)
0081 #define CARMINE_DISP_REG_L3_DISP_ADR1       (0x0060)
0082 #define CARMINE_DISP_REG_L3_DISP_POS        (0x006C)
0083 #define CARMINE_DISP_REG_L4_MODE_W_H        (0x0070)
0084 #define CARMINE_DISP_REG_L4_ORG_ADR1        (0x0074)
0085 #define CARMINE_DISP_REG_L4_DISP_ADR1       (0x0078)
0086 #define CARMINE_DISP_REG_L4_DISP_POS        (0x0084)
0087 #define CARMINE_DISP_REG_L5_MODE_W_H        (0x0088)
0088 #define CARMINE_DISP_REG_L5_ORG_ADR1        (0x008C)
0089 #define CARMINE_DISP_REG_L5_DISP_ADR1       (0x0090)
0090 #define CARMINE_DISP_REG_L5_DISP_POS        (0x009C)
0091 #define CARMINE_DISP_REG_CURSOR_MODE        (0x00A0)
0092 #define CARMINE_DISP_REG_CUR1_POS       (0x00A8)
0093 #define CARMINE_DISP_REG_CUR2_POS       (0x00B0)
0094 #define CARMINE_DISP_REG_C_TRANS        (0x00BC)
0095 #define CARMINE_DISP_REG_MLMR_TRANS     (0x00C0)
0096 #define CARMINE_DISP_REG_L0_EXT_MODE        (0x0110)
0097 #define CARMINE_DISP_REG_L0_WIN_POS     (0x0114)
0098 #define CARMINE_DISP_REG_L0_WIN_SIZE        (0x0118)
0099 #define CARMINE_DISP_REG_L1_EXT_MODE        (0x0120)
0100 #define CARMINE_DISP_REG_L1_WIN_POS     (0x0124)
0101 #define CARMINE_DISP_REG_L1_WIN_SIZE        (0x0128)
0102 #define CARMINE_DISP_REG_L2_EXT_MODE        (0x0130)
0103 #define CARMINE_DISP_REG_L2_WIN_POS     (0x0134)
0104 #define CARMINE_DISP_REG_L2_WIN_SIZE        (0x0138)
0105 #define CARMINE_DISP_REG_L3_EXT_MODE        (0x0140)
0106 #define CARMINE_DISP_REG_L3_WIN_POS     (0x0144)
0107 #define CARMINE_DISP_REG_L3_WIN_SIZE        (0x0148)
0108 #define CARMINE_DISP_REG_L4_EXT_MODE        (0x0150)
0109 #define CARMINE_DISP_REG_L4_WIN_POS     (0x0154)
0110 #define CARMINE_DISP_REG_L4_WIN_SIZE        (0x0158)
0111 #define CARMINE_DISP_REG_L5_EXT_MODE        (0x0160)
0112 #define CARMINE_DISP_REG_L5_WIN_POS     (0x0164)
0113 #define CARMINE_DISP_REG_L5_WIN_SIZE        (0x0168)
0114 #define CARMINE_DISP_REG_L6_EXT_MODE        (0x1918)
0115 #define CARMINE_DISP_REG_L6_WIN_POS     (0x191c)
0116 #define CARMINE_DISP_REG_L6_WIN_SIZE        (0x1920)
0117 #define CARMINE_DISP_REG_L7_EXT_MODE        (0x1958)
0118 #define CARMINE_DISP_REG_L7_WIN_POS     (0x195c)
0119 #define CARMINE_DISP_REG_L7_WIN_SIZE        (0x1960)
0120 #define CARMINE_DISP_REG_BLEND_MODE_L0      (0x00B4)
0121 #define CARMINE_DISP_REG_BLEND_MODE_L1      (0x0188)
0122 #define CARMINE_DISP_REG_BLEND_MODE_L2      (0x018C)
0123 #define CARMINE_DISP_REG_BLEND_MODE_L3      (0x0190)
0124 #define CARMINE_DISP_REG_BLEND_MODE_L4      (0x0194)
0125 #define CARMINE_DISP_REG_BLEND_MODE_L5      (0x0198)
0126 #define CARMINE_DISP_REG_BLEND_MODE_L6      (0x1990)
0127 #define CARMINE_DISP_REG_BLEND_MODE_L7      (0x1994)
0128 #define CARMINE_DISP_REG_L0_TRANS       (0x01A0)
0129 #define CARMINE_DISP_REG_L1_TRANS       (0x01A4)
0130 #define CARMINE_DISP_REG_L2_TRANS       (0x01A8)
0131 #define CARMINE_DISP_REG_L3_TRANS       (0x01AC)
0132 #define CARMINE_DISP_REG_L4_TRANS       (0x01B0)
0133 #define CARMINE_DISP_REG_L5_TRANS       (0x01B4)
0134 #define CARMINE_DISP_REG_L6_TRANS       (0x1998)
0135 #define CARMINE_DISP_REG_L7_TRANS       (0x199c)
0136 #define CARMINE_EXTEND_MODE_MASK        (0x00000003)
0137 #define CARMINE_DISP_DCM_MASK           (0x0000FFFF)
0138 #define CARMINE_DISP_REG_DCM1           (0x0100)
0139 #define CARMINE_DISP_WIDTH_UNIT         (64)
0140 #define CARMINE_DISP_REG_L6_MODE_W_H        (0x1900)
0141 #define CARMINE_DISP_REG_L6_ORG_ADR1        (0x1904)
0142 #define CARMINE_DISP_REG_L6_DISP_ADR0       (0x1908)
0143 #define CARMINE_DISP_REG_L6_DISP_POS        (0x1914)
0144 #define CARMINE_DISP_REG_L7_MODE_W_H        (0x1940)
0145 #define CARMINE_DISP_REG_L7_ORG_ADR1        (0x1944)
0146 #define CARMINE_DISP_REG_L7_DISP_ADR0       (0x1948)
0147 #define CARMINE_DISP_REG_L7_DISP_POS        (0x1954)
0148 #define CARMINE_CTL_REG_CLOCK_ENABLE        (0x000C)
0149 #define CARMINE_CTL_REG_SOFTWARE_RESET      (0x0010)
0150 #define CARMINE_CTL_REG_IST_MASK_ALL        (0x07FFFFFF)
0151 #define CARMINE_GRAPH_REG_VRINTM        (0x00028064)
0152 #define CARMINE_GRAPH_REG_VRERRM        (0x0002806C)
0153 #define CARMINE_GRAPH_REG_DC_OFFSET_PX      (0x0004005C)
0154 #define CARMINE_GRAPH_REG_DC_OFFSET_PY      (0x00040060)
0155 #define CARMINE_GRAPH_REG_DC_OFFSET_LX      (0x00040064)
0156 #define CARMINE_GRAPH_REG_DC_OFFSET_LY      (0x00040068)
0157 #define CARMINE_GRAPH_REG_DC_OFFSET_TX      (0x0004006C)
0158 #define CARMINE_GRAPH_REG_DC_OFFSET_TY      (0x00040070)
0159 
0160 #endif