Back to home page

OSCL-LXR

 
 

    


0001 # SPDX-License-Identifier: GPL-2.0-only
0002 menuconfig FSL_DPAA
0003         bool "QorIQ DPAA1 framework support"
0004         depends on ((FSL_SOC_BOOKE || ARCH_LAYERSCAPE) && ARCH_DMA_ADDR_T_64BIT)
0005         select GENERIC_ALLOCATOR
0006         help
0007           The Freescale Data Path Acceleration Architecture (DPAA) is a set of
0008           hardware components on specific QorIQ multicore processors.
0009           This architecture provides the infrastructure to support simplified
0010           sharing of networking interfaces and accelerators by multiple CPUs.
0011           The major h/w blocks composing DPAA are BMan and QMan.
0012 
0013           The Buffer Manager (BMan) is a hardware buffer pool management block
0014           that allows software and accelerators on the datapath to acquire and
0015           release buffers in order to build frames.
0016 
0017           The Queue Manager (QMan) is a hardware queue management block
0018           that allows software and accelerators on the datapath to enqueue and
0019           dequeue frames in order to communicate.
0020 
0021 if FSL_DPAA
0022 
0023 config FSL_DPAA_CHECKING
0024         bool "Additional driver checking"
0025         help
0026           Compiles in additional checks, to sanity-check the drivers and
0027           any use of the exported API. Not recommended for performance.
0028 
0029 config FSL_BMAN_TEST
0030         tristate "BMan self-tests"
0031         help
0032           Compile the BMan self-test code. These tests will
0033           exercise the BMan APIs to confirm functionality
0034           of both the software drivers and hardware device.
0035 
0036 config FSL_BMAN_TEST_API
0037         bool "High-level API self-test"
0038         depends on FSL_BMAN_TEST
0039         default y
0040         help
0041           This requires the presence of cpu-affine portals, and performs
0042           high-level API testing with them (whichever portal(s) are affine
0043           to the cpu(s) the test executes on).
0044 
0045 config FSL_QMAN_TEST
0046         tristate "QMan self-tests"
0047         help
0048           Compile self-test code for QMan.
0049 
0050 config FSL_QMAN_TEST_API
0051         bool "QMan high-level self-test"
0052         depends on FSL_QMAN_TEST
0053         default y
0054         help
0055           This requires the presence of cpu-affine portals, and performs
0056           high-level API testing with them (whichever portal(s) are affine to
0057           the cpu(s) the test executes on).
0058 
0059 config FSL_QMAN_TEST_STASH
0060         bool "QMan 'hot potato' data-stashing self-test"
0061         depends on FSL_QMAN_TEST
0062         default y
0063         help
0064           This performs a "hot potato" style test enqueuing/dequeuing a frame
0065           across a series of FQs scheduled to different portals (and cpus), with
0066           DQRR, data and context stashing always on.
0067 
0068 endif # FSL_DPAA