Back to home page

OSCL-LXR

 
 

    


0001 // SPDX-License-Identifier: GPL-2.0-only
0002 /* QLogic FCoE Offload Driver
0003  * Copyright (c) 2016-2018 Cavium Inc.
0004  */
0005 #include "drv_scsi_fw_funcs.h"
0006 
0007 #define SCSI_NUM_SGES_IN_CACHE 0x4
0008 
0009 bool scsi_is_slow_sgl(u16 num_sges, bool small_mid_sge)
0010 {
0011     return (num_sges > SCSI_NUM_SGES_SLOW_SGL_THR && small_mid_sge);
0012 }
0013 
0014 void init_scsi_sgl_context(struct scsi_sgl_params *ctx_sgl_params,
0015                struct scsi_cached_sges *ctx_data_desc,
0016                struct scsi_sgl_task_params *sgl_task_params)
0017 {
0018     /* no need to check for sgl_task_params->sgl validity */
0019     u8 num_sges_to_init = sgl_task_params->num_sges >
0020                   SCSI_NUM_SGES_IN_CACHE ? SCSI_NUM_SGES_IN_CACHE :
0021                   sgl_task_params->num_sges;
0022     u8 sge_index;
0023     u32 val;
0024 
0025     val = cpu_to_le32(sgl_task_params->sgl_phys_addr.lo);
0026     ctx_sgl_params->sgl_addr.lo = val;
0027     val = cpu_to_le32(sgl_task_params->sgl_phys_addr.hi);
0028     ctx_sgl_params->sgl_addr.hi = val;
0029     val = cpu_to_le32(sgl_task_params->total_buffer_size);
0030     ctx_sgl_params->sgl_total_length = val;
0031     ctx_sgl_params->sgl_num_sges = cpu_to_le16(sgl_task_params->num_sges);
0032 
0033     for (sge_index = 0; sge_index < num_sges_to_init; sge_index++) {
0034         val = cpu_to_le32(sgl_task_params->sgl[sge_index].sge_addr.lo);
0035         ctx_data_desc->sge[sge_index].sge_addr.lo = val;
0036         val = cpu_to_le32(sgl_task_params->sgl[sge_index].sge_addr.hi);
0037         ctx_data_desc->sge[sge_index].sge_addr.hi = val;
0038         val = cpu_to_le32(sgl_task_params->sgl[sge_index].sge_len);
0039         ctx_data_desc->sge[sge_index].sge_len = val;
0040     }
0041 }