Back to home page

OSCL-LXR
 
 

     

0001 // SPDX-License-Identifier: GPL-2.0
0002 /*
0003  * Intel Alder Lake PCH pinctrl/GPIO driver
0004  *
0005  * Copyright (C) 2020, 2022 Intel Corporation
0006  * Author: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
0007  */
0008 
0009 #include <linux/mod_devicetable.h>
0010 #include <linux/module.h>
0011 #include <linux/platform_device.h>
0012 
0013 #include <linux/pinctrl/pinctrl.h>
0014 
0015 #include "pinctrl-intel.h"
0016 
0017 #define ADL_N_PAD_OWN       0x020
0018 #define ADL_N_PADCFGLOCK    0x080
0019 #define ADL_N_HOSTSW_OWN    0x0b0
0020 #define ADL_N_GPI_IS        0x100
0021 #define ADL_N_GPI_IE        0x120
0022 
0023 #define ADL_S_PAD_OWN       0x0a0
0024 #define ADL_S_PADCFGLOCK    0x110
0025 #define ADL_S_HOSTSW_OWN    0x150
0026 #define ADL_S_GPI_IS        0x200
0027 #define ADL_S_GPI_IE        0x220
0028 
0029 #define ADL_GPP(r, s, e, g)             \
0030     {                       \
0031         .reg_num = (r),             \
0032         .base = (s),                \
0033         .size = ((e) - (s) + 1),        \
0034         .gpio_base = (g),           \
0035     }
0036 
0037 #define ADL_N_COMMUNITY(b, s, e, g)         \
0038     {                       \
0039         .barno = (b),               \
0040         .padown_offset = ADL_N_PAD_OWN,     \
0041         .padcfglock_offset = ADL_N_PADCFGLOCK,  \
0042         .hostown_offset = ADL_N_HOSTSW_OWN, \
0043         .is_offset = ADL_N_GPI_IS,      \
0044         .ie_offset = ADL_N_GPI_IE,      \
0045         .pin_base = (s),            \
0046         .npins = ((e) - (s) + 1),       \
0047         .gpps = (g),                \
0048         .ngpps = ARRAY_SIZE(g),         \
0049     }
0050 
0051 #define ADL_S_COMMUNITY(b, s, e, g)         \
0052     {                       \
0053         .barno = (b),               \
0054         .padown_offset = ADL_S_PAD_OWN,     \
0055         .padcfglock_offset = ADL_S_PADCFGLOCK,  \
0056         .hostown_offset = ADL_S_HOSTSW_OWN, \
0057         .is_offset = ADL_S_GPI_IS,      \
0058         .ie_offset = ADL_S_GPI_IE,      \
0059         .pin_base = (s),            \
0060         .npins = ((e) - (s) + 1),       \
0061         .gpps = (g),                \
0062         .ngpps = ARRAY_SIZE(g),         \
0063     }
0064 
0065 /* Alder Lake-N */
0066 static const struct pinctrl_pin_desc adln_pins[] = {
0067     /* GPP_B */
0068     PINCTRL_PIN(0, "CORE_VID_0"),
0069     PINCTRL_PIN(1, "CORE_VID_1"),
0070     PINCTRL_PIN(2, "GPPC_B_2"),
0071     PINCTRL_PIN(3, "GPPC_B_3"),
0072     PINCTRL_PIN(4, "GPPC_B_4"),
0073     PINCTRL_PIN(5, "GPPC_B_5"),
0074     PINCTRL_PIN(6, "GPPC_B_6"),
0075     PINCTRL_PIN(7, "GPPC_B_7"),
0076     PINCTRL_PIN(8, "GPPC_B_8"),
0077     PINCTRL_PIN(9, "GPPC_B_9"),
0078     PINCTRL_PIN(10, "GPPC_B_10"),
0079     PINCTRL_PIN(11, "GPPC_B_11"),
0080     PINCTRL_PIN(12, "SLP_S0B"),
0081     PINCTRL_PIN(13, "PLTRSTB"),
0082     PINCTRL_PIN(14, "GPPC_B_14"),
0083     PINCTRL_PIN(15, "GPPC_B_15"),
0084     PINCTRL_PIN(16, "GPPC_B_16"),
0085     PINCTRL_PIN(17, "GPPC_B_17"),
0086     PINCTRL_PIN(18, "GPPC_B_18"),
0087     PINCTRL_PIN(19, "GPPC_B_19"),
0088     PINCTRL_PIN(20, "GPPC_B_20"),
0089     PINCTRL_PIN(21, "GPPC_B_21"),
0090     PINCTRL_PIN(22, "GPPC_B_22"),
0091     PINCTRL_PIN(23, "GPPC_B_23"),
0092     PINCTRL_PIN(24, "GSPI0_CLK_LOOPBK"),
0093     PINCTRL_PIN(25, "GSPI1_CLK_LOOPBK"),
0094     /* GPP_T */
0095     PINCTRL_PIN(26, "GPPC_T_0"),
0096     PINCTRL_PIN(27, "GPPC_T_1"),
0097     PINCTRL_PIN(28, "FUSA_DIAGTEST_EN"),
0098     PINCTRL_PIN(29, "FUSA_DIAGTEST_MODE"),
0099     PINCTRL_PIN(30, "GPPC_T_4"),
0100     PINCTRL_PIN(31, "GPPC_T_5"),
0101     PINCTRL_PIN(32, "GPPC_T_6"),
0102     PINCTRL_PIN(33, "GPPC_T_7"),
0103     PINCTRL_PIN(34, "GPPC_T_8"),
0104     PINCTRL_PIN(35, "GPPC_T_9"),
0105     PINCTRL_PIN(36, "GPPC_T_10"),
0106     PINCTRL_PIN(37, "GPPC_T_11"),
0107     PINCTRL_PIN(38, "GPPC_T_12"),
0108     PINCTRL_PIN(39, "GPPC_T_13"),
0109     PINCTRL_PIN(40, "GPPC_T_14"),
0110     PINCTRL_PIN(41, "GPPC_T_15"),
0111     /* GPP_A */
0112     PINCTRL_PIN(42, "ESPI_IO_0"),
0113     PINCTRL_PIN(43, "ESPI_IO_1"),
0114     PINCTRL_PIN(44, "ESPI_IO_2"),
0115     PINCTRL_PIN(45, "ESPI_IO_3"),
0116     PINCTRL_PIN(46, "ESPI_CS0B"),
0117     PINCTRL_PIN(47, "ESPI_ALERT0B"),
0118     PINCTRL_PIN(48, "ESPI_ALERT1B"),
0119     PINCTRL_PIN(49, "GPPC_A_7"),
0120     PINCTRL_PIN(50, "GPPC_A_8"),
0121     PINCTRL_PIN(51, "ESPI_CLK"),
0122     PINCTRL_PIN(52, "ESPI_RESETB"),
0123     PINCTRL_PIN(53, "GPPC_A_11"),
0124     PINCTRL_PIN(54, "GPPC_A_12"),
0125     PINCTRL_PIN(55, "GPPC_A_13"),
0126     PINCTRL_PIN(56, "GPPC_A_14"),
0127     PINCTRL_PIN(57, "GPPC_A_15"),
0128     PINCTRL_PIN(58, "GPPC_A_16"),
0129     PINCTRL_PIN(59, "GPPC_A_17"),
0130     PINCTRL_PIN(60, "GPPC_A_18"),
0131     PINCTRL_PIN(61, "GPPC_A_19"),
0132     PINCTRL_PIN(62, "GPPC_A_20"),
0133     PINCTRL_PIN(63, "GPPC_A_21"),
0134     PINCTRL_PIN(64, "GPPC_A_22"),
0135     PINCTRL_PIN(65, "ESPI_CS1B"),
0136     PINCTRL_PIN(66, "ESPI_CLK_LOOPBK"),
0137     /* GPP_S */
0138     PINCTRL_PIN(67, "GPP_S_0"),
0139     PINCTRL_PIN(68, "GPP_S_1"),
0140     PINCTRL_PIN(69, "GPP_S_2"),
0141     PINCTRL_PIN(70, "GPP_S_3"),
0142     PINCTRL_PIN(71, "GPP_S_4"),
0143     PINCTRL_PIN(72, "GPP_S_5"),
0144     PINCTRL_PIN(73, "GPP_S_6"),
0145     PINCTRL_PIN(74, "GPP_S_7"),
0146     /* GPP_I */
0147     PINCTRL_PIN(75, "GPP_F_0_CNV_BRI_DT_UART0_RTSB"),
0148     PINCTRL_PIN(76, "GPP_F_1_CNV_BRI_RSP_UART0_RXD"),
0149     PINCTRL_PIN(77, "GPP_F_2_CNV_RGI_DT_UART0_TXD"),
0150     PINCTRL_PIN(78, "GPP_F_3_CNV_RGI_RSP_UART0_CTSB"),
0151     PINCTRL_PIN(79, "GPP_F_4_CNV_RF_RESET_B"),
0152     PINCTRL_PIN(80, "GPP_F_5_MODEM_CLKREQ"),
0153     PINCTRL_PIN(81, "GPP_F_6_CNV_PA_BLANKING"),
0154     PINCTRL_PIN(82, "GPP_F_7_EMMC_CMD"),
0155     PINCTRL_PIN(83, "GPP_F_8_EMMC_DATA0"),
0156     PINCTRL_PIN(84, "GPP_F_9_EMMC_DATA1"),
0157     PINCTRL_PIN(85, "GPP_F_10_EMMC_DATA2"),
0158     PINCTRL_PIN(86, "GPP_F_11_EMMC_DATA3"),
0159     PINCTRL_PIN(87, "GPP_F_12_EMMC_DATA4"),
0160     PINCTRL_PIN(88, "GPP_F_13_EMMC_DATA5"),
0161     PINCTRL_PIN(89, "GPP_F_14_EMMC_DATA6"),
0162     PINCTRL_PIN(90, "GPP_F_15_EMMC_DATA7"),
0163     PINCTRL_PIN(91, "GPP_F_16_EMMC_RCLK"),
0164     PINCTRL_PIN(92, "GPP_F_17_EMMC_CLK"),
0165     PINCTRL_PIN(93, "GPP_F_18_EMMC_RESETB"),
0166     PINCTRL_PIN(94, "GPP_F_19_A4WP_PRESENT"),
0167     /* GPP_H */
0168     PINCTRL_PIN(95, "GPPC_H_0"),
0169     PINCTRL_PIN(96, "GPPC_H_1"),
0170     PINCTRL_PIN(97, "GPPC_H_2"),
0171     PINCTRL_PIN(98, "GPPC_H_3"),
0172     PINCTRL_PIN(99, "GPPC_H_4"),
0173     PINCTRL_PIN(100, "GPPC_H_5"),
0174     PINCTRL_PIN(101, "GPPC_H_6"),
0175     PINCTRL_PIN(102, "GPPC_H_7"),
0176     PINCTRL_PIN(103, "GPPC_H_8"),
0177     PINCTRL_PIN(104, "GPPC_H_9"),
0178     PINCTRL_PIN(105, "GPPC_H_10"),
0179     PINCTRL_PIN(106, "GPPC_H_11"),
0180     PINCTRL_PIN(107, "I2C7_SDA"),
0181     PINCTRL_PIN(108, "I2C7_SCL"),
0182     PINCTRL_PIN(109, "GPPC_H_14"),
0183     PINCTRL_PIN(110, "GPPC_H_15"),
0184     PINCTRL_PIN(111, "GPPC_H_16"),
0185     PINCTRL_PIN(112, "GPPC_H_17"),
0186     PINCTRL_PIN(113, "CPU_C10_GATEB"),
0187     PINCTRL_PIN(114, "GPPC_H_19"),
0188     PINCTRL_PIN(115, "GPPC_H_20"),
0189     PINCTRL_PIN(116, "GPPC_H_21"),
0190     PINCTRL_PIN(117, "GPPC_H_22"),
0191     PINCTRL_PIN(118, "GPPC_H_23"),
0192     /* GPP_D */
0193     PINCTRL_PIN(119, "GPPC_D_0"),
0194     PINCTRL_PIN(120, "GPPC_D_1"),
0195     PINCTRL_PIN(121, "GPPC_D_2"),
0196     PINCTRL_PIN(122, "GPPC_D_3"),
0197     PINCTRL_PIN(123, "GPPC_D_4"),
0198     PINCTRL_PIN(124, "GPPC_D_5"),
0199     PINCTRL_PIN(125, "GPPC_D_6"),
0200     PINCTRL_PIN(126, "GPPC_D_7"),
0201     PINCTRL_PIN(127, "GPPC_D_8"),
0202     PINCTRL_PIN(128, "BSSB_LS2_RX"),
0203     PINCTRL_PIN(129, "BSSB_LS2_TX"),
0204     PINCTRL_PIN(130, "BSSB_LS3_RX"),
0205     PINCTRL_PIN(131, "BSSB_LS3_TX"),
0206     PINCTRL_PIN(132, "GPPC_D_13"),
0207     PINCTRL_PIN(133, "GPPC_D_14"),
0208     PINCTRL_PIN(134, "GPPC_D_15"),
0209     PINCTRL_PIN(135, "GPPC_D_16"),
0210     PINCTRL_PIN(136, "GPPC_D_17"),
0211     PINCTRL_PIN(137, "GPPC_D_18"),
0212     PINCTRL_PIN(138, "GPPC_D_19"),
0213     PINCTRL_PIN(139, "GSPI2_CLK_LOOPBK"),
0214     /* vGPIO */
0215     PINCTRL_PIN(140, "CNV_BTEN"),
0216     PINCTRL_PIN(141, "CNV_BT_HOST_WAKEB"),
0217     PINCTRL_PIN(142, "CNV_BT_IF_SELECT"),
0218     PINCTRL_PIN(143, "vCNV_BT_UART_TXD"),
0219     PINCTRL_PIN(144, "vCNV_BT_UART_RXD"),
0220     PINCTRL_PIN(145, "vCNV_BT_UART_CTS_B"),
0221     PINCTRL_PIN(146, "vCNV_BT_UART_RTS_B"),
0222     PINCTRL_PIN(147, "vCNV_MFUART1_TXD"),
0223     PINCTRL_PIN(148, "vCNV_MFUART1_RXD"),
0224     PINCTRL_PIN(149, "vCNV_MFUART1_CTS_B"),
0225     PINCTRL_PIN(150, "vCNV_MFUART1_RTS_B"),
0226     PINCTRL_PIN(151, "vUART0_TXD"),
0227     PINCTRL_PIN(152, "vUART0_RXD"),
0228     PINCTRL_PIN(153, "vUART0_CTS_B"),
0229     PINCTRL_PIN(154, "vUART0_RTS_B"),
0230     PINCTRL_PIN(155, "vISH_UART0_TXD"),
0231     PINCTRL_PIN(156, "vISH_UART0_RXD"),
0232     PINCTRL_PIN(157, "vISH_UART0_CTS_B"),
0233     PINCTRL_PIN(158, "vISH_UART0_RTS_B"),
0234     PINCTRL_PIN(159, "vCNV_BT_I2S_BCLK"),
0235     PINCTRL_PIN(160, "vCNV_BT_I2S_WS_SYNC"),
0236     PINCTRL_PIN(161, "vCNV_BT_I2S_SDO"),
0237     PINCTRL_PIN(162, "vCNV_BT_I2S_SDI"),
0238     PINCTRL_PIN(163, "vI2S2_SCLK"),
0239     PINCTRL_PIN(164, "vI2S2_SFRM"),
0240     PINCTRL_PIN(165, "vI2S2_TXD"),
0241     PINCTRL_PIN(166, "vI2S2_RXD"),
0242     PINCTRL_PIN(167, "THC0_WOT_INT"),
0243     PINCTRL_PIN(168, "THC1_WOT_INT"),
0244     /* GPP_C */
0245     PINCTRL_PIN(169, "SMBCLK"),
0246     PINCTRL_PIN(170, "SMBDATA"),
0247     PINCTRL_PIN(171, "SMBALERTB"),
0248     PINCTRL_PIN(172, "SML0CLK"),
0249     PINCTRL_PIN(173, "SML0DATA"),
0250     PINCTRL_PIN(174, "GPPC_C_5"),
0251     PINCTRL_PIN(175, "GPPC_C_6"),
0252     PINCTRL_PIN(176, "GPPC_C_7"),
0253     PINCTRL_PIN(177, "GPPC_C_8"),
0254     PINCTRL_PIN(178, "GPPC_C_9"),
0255     PINCTRL_PIN(179, "GPPC_C_10"),
0256     PINCTRL_PIN(180, "GPPC_C_11"),
0257     PINCTRL_PIN(181, "GPPC_C_12"),
0258     PINCTRL_PIN(182, "GPPC_C_13"),
0259     PINCTRL_PIN(183, "GPPC_C_14"),
0260     PINCTRL_PIN(184, "GPPC_C_15"),
0261     PINCTRL_PIN(185, "GPPC_C_16"),
0262     PINCTRL_PIN(186, "GPPC_C_17"),
0263     PINCTRL_PIN(187, "GPPC_C_18"),
0264     PINCTRL_PIN(188, "GPPC_C_19"),
0265     PINCTRL_PIN(189, "GPPC_C_20"),
0266     PINCTRL_PIN(190, "GPPC_C_21"),
0267     PINCTRL_PIN(191, "GPPC_C_22"),
0268     PINCTRL_PIN(192, "GPPC_C_23"),
0269     /* GPP_F */
0270     PINCTRL_PIN(193, "CNV_BRI_DT"),
0271     PINCTRL_PIN(194, "CNV_BRI_RSP"),
0272     PINCTRL_PIN(195, "CNV_RGI_DT"),
0273     PINCTRL_PIN(196, "CNV_RGI_RSP"),
0274     PINCTRL_PIN(197, "CNV_RF_RESET_B"),
0275     PINCTRL_PIN(198, "MODEM_CLKREQ"),
0276     PINCTRL_PIN(199, "GPPC_F_6"),
0277     PINCTRL_PIN(200, "GPPC_F_7"),
0278     PINCTRL_PIN(201, "GPPC_F_8"),
0279     PINCTRL_PIN(202, "BOOTMPC"),
0280     PINCTRL_PIN(203, "GPPC_F_10"),
0281     PINCTRL_PIN(204, "GPPC_F_11"),
0282     PINCTRL_PIN(205, "GPPC_F_12"),
0283     PINCTRL_PIN(206, "GPPC_F_13"),
0284     PINCTRL_PIN(207, "GPPC_F_14"),
0285     PINCTRL_PIN(208, "GPPC_F_15"),
0286     PINCTRL_PIN(209, "GPPC_F_16"),
0287     PINCTRL_PIN(210, "GPPC_F_17"),
0288     PINCTRL_PIN(211, "GPPC_F_18"),
0289     PINCTRL_PIN(212, "GPPC_F_19"),
0290     PINCTRL_PIN(213, "EXT_PWR_GATEB"),
0291     PINCTRL_PIN(214, "EXT_PWR_GATE2B"),
0292     PINCTRL_PIN(215, "GPPC_F_22"),
0293     PINCTRL_PIN(216, "GPPC_F_23"),
0294     PINCTRL_PIN(217, "GPPF_CLK_LOOPBACK"),
0295     /* HVCMOS */
0296     PINCTRL_PIN(218, "L_BKLTEN"),
0297     PINCTRL_PIN(219, "L_BKLTCTL"),
0298     PINCTRL_PIN(220, "L_VDDEN"),
0299     PINCTRL_PIN(221, "SYS_PWROK"),
0300     PINCTRL_PIN(222, "SYS_RESETB"),
0301     PINCTRL_PIN(223, "MLK_RSTB"),
0302     /* GPP_E */
0303     PINCTRL_PIN(224, "GPPC_E_0"),
0304     PINCTRL_PIN(225, "GPPC_E_1"),
0305     PINCTRL_PIN(226, "GPPC_E_2"),
0306     PINCTRL_PIN(227, "GPPC_E_3"),
0307     PINCTRL_PIN(228, "GPPC_E_4"),
0308     PINCTRL_PIN(229, "GPPC_E_5"),
0309     PINCTRL_PIN(230, "GPPC_E_6"),
0310     PINCTRL_PIN(231, "GPPC_E_7"),
0311     PINCTRL_PIN(232, "GPPC_E_8"),
0312     PINCTRL_PIN(233, "GPPC_E_9"),
0313     PINCTRL_PIN(234, "GPPC_E_10"),
0314     PINCTRL_PIN(235, "GPPC_E_11"),
0315     PINCTRL_PIN(236, "GPPC_E_12"),
0316     PINCTRL_PIN(237, "GPPC_E_13"),
0317     PINCTRL_PIN(238, "GPPC_E_14"),
0318     PINCTRL_PIN(239, "FIVR_DIGPB_0"),
0319     PINCTRL_PIN(240, "FIVR_DIGPB_1"),
0320     PINCTRL_PIN(241, "GPPC_E_17"),
0321     PINCTRL_PIN(242, "BSSB_LS0_RX"),
0322     PINCTRL_PIN(243, "BSSB_LS0_TX"),
0323     PINCTRL_PIN(244, "BSSB_LS1_RX"),
0324     PINCTRL_PIN(245, "BSSB_LS1_TX"),
0325     PINCTRL_PIN(246, "DNX_FORCE_RELOAD"),
0326     PINCTRL_PIN(247, "GPPC_E_23"),
0327     PINCTRL_PIN(248, "GPPE_CLK_LOOPBACK"),
0328     /* GPP_R */
0329     PINCTRL_PIN(249, "HDA_BCLK"),
0330     PINCTRL_PIN(250, "HDA_SYNC"),
0331     PINCTRL_PIN(251, "HDA_SDO"),
0332     PINCTRL_PIN(252, "HDA_SDI_0"),
0333     PINCTRL_PIN(253, "HDA_RSTB"),
0334     PINCTRL_PIN(254, "GPP_R_5"),
0335     PINCTRL_PIN(255, "GPP_R_6"),
0336     PINCTRL_PIN(256, "GPP_R_7"),
0337 };
0338 
0339 static const struct intel_padgroup adln_community0_gpps[] = {
0340     ADL_GPP(0, 0, 25, 0),               /* GPP_B */
0341     ADL_GPP(1, 26, 41, 32),             /* GPP_T */
0342     ADL_GPP(2, 42, 66, 64),             /* GPP_A */
0343 };
0344 
0345 static const struct intel_padgroup adln_community1_gpps[] = {
0346     ADL_GPP(0, 67, 74, 96),             /* GPP_S */
0347     ADL_GPP(1, 75, 94, 128),            /* GPP_I */
0348     ADL_GPP(2, 95, 118, 160),           /* GPP_H */
0349     ADL_GPP(3, 119, 139, 192),          /* GPP_D */
0350     ADL_GPP(4, 140, 168, 224),          /* vGPIO */
0351 };
0352 
0353 static const struct intel_padgroup adln_community4_gpps[] = {
0354     ADL_GPP(0, 169, 192, 256),          /* GPP_C */
0355     ADL_GPP(1, 193, 217, 288),          /* GPP_F */
0356     ADL_GPP(2, 218, 223, INTEL_GPIO_BASE_NOMAP),    /* HVCMOS */
0357     ADL_GPP(3, 224, 248, 320),          /* GPP_E */
0358 };
0359 
0360 static const struct intel_padgroup adln_community5_gpps[] = {
0361     ADL_GPP(0, 249, 256, 352),          /* GPP_R */
0362 };
0363 
0364 static const struct intel_community adln_communities[] = {
0365     ADL_N_COMMUNITY(0, 0, 66, adln_community0_gpps),
0366     ADL_N_COMMUNITY(1, 67, 168, adln_community1_gpps),
0367     ADL_N_COMMUNITY(2, 169, 248, adln_community4_gpps),
0368     ADL_N_COMMUNITY(3, 249, 256, adln_community5_gpps),
0369 };
0370 
0371 static const struct intel_pinctrl_soc_data adln_soc_data = {
0372     .pins = adln_pins,
0373     .npins = ARRAY_SIZE(adln_pins),
0374     .communities = adln_communities,
0375     .ncommunities = ARRAY_SIZE(adln_communities),
0376 };
0377 
0378 /* Alder Lake-S */
0379 static const struct pinctrl_pin_desc adls_pins[] = {
0380     /* GPP_I */
0381     PINCTRL_PIN(0, "EXT_PWR_GATEB"),
0382     PINCTRL_PIN(1, "DDSP_HPD_1"),
0383     PINCTRL_PIN(2, "DDSP_HPD_2"),
0384     PINCTRL_PIN(3, "DDSP_HPD_3"),
0385     PINCTRL_PIN(4, "DDSP_HPD_4"),
0386     PINCTRL_PIN(5, "DDPB_CTRLCLK"),
0387     PINCTRL_PIN(6, "DDPB_CTRLDATA"),
0388     PINCTRL_PIN(7, "DDPC_CTRLCLK"),
0389     PINCTRL_PIN(8, "DDPC_CTRLDATA"),
0390     PINCTRL_PIN(9, "GSPI0_CS1B"),
0391     PINCTRL_PIN(10, "GSPI1_CS1B"),
0392     PINCTRL_PIN(11, "USB2_OCB_4"),
0393     PINCTRL_PIN(12, "USB2_OCB_5"),
0394     PINCTRL_PIN(13, "USB2_OCB_6"),
0395     PINCTRL_PIN(14, "USB2_OCB_7"),
0396     PINCTRL_PIN(15, "GSPI0_CS0B"),
0397     PINCTRL_PIN(16, "GSPI0_CLK"),
0398     PINCTRL_PIN(17, "GSPI0_MISO"),
0399     PINCTRL_PIN(18, "GSPI0_MOSI"),
0400     PINCTRL_PIN(19, "GSPI1_CS0B"),
0401     PINCTRL_PIN(20, "GSPI1_CLK"),
0402     PINCTRL_PIN(21, "GSPI1_MISO"),
0403     PINCTRL_PIN(22, "GSPI1_MOSI"),
0404     PINCTRL_PIN(23, "GSPI0_CLK_LOOPBK"),
0405     PINCTRL_PIN(24, "GSPI1_CLK_LOOPBK"),
0406     /* GPP_R */
0407     PINCTRL_PIN(25, "HDA_BCLK"),
0408     PINCTRL_PIN(26, "HDA_SYNC"),
0409     PINCTRL_PIN(27, "HDA_SDO"),
0410     PINCTRL_PIN(28, "HDA_SDI_0"),
0411     PINCTRL_PIN(29, "HDA_RSTB"),
0412     PINCTRL_PIN(30, "HDA_SDI_1"),
0413     PINCTRL_PIN(31, "GPP_R_6"),
0414     PINCTRL_PIN(32, "GPP_R_7"),
0415     PINCTRL_PIN(33, "GPP_R_8"),
0416     PINCTRL_PIN(34, "DDSP_HPD_A"),
0417     PINCTRL_PIN(35, "DDSP_HPD_B"),
0418     PINCTRL_PIN(36, "DDSP_HPD_C"),
0419     PINCTRL_PIN(37, "ISH_SPI_CSB"),
0420     PINCTRL_PIN(38, "ISH_SPI_CLK"),
0421     PINCTRL_PIN(39, "ISH_SPI_MISO"),
0422     PINCTRL_PIN(40, "ISH_SPI_MOSI"),
0423     PINCTRL_PIN(41, "DDP1_CTRLCLK"),
0424     PINCTRL_PIN(42, "DDP1_CTRLDATA"),
0425     PINCTRL_PIN(43, "DDP2_CTRLCLK"),
0426     PINCTRL_PIN(44, "DDP2_CTRLDATA"),
0427     PINCTRL_PIN(45, "DDPA_CTRLCLK"),
0428     PINCTRL_PIN(46, "DDPA_CTRLDATA"),
0429     PINCTRL_PIN(47, "GSPI2_CLK_LOOPBK"),
0430     /* GPP_J */
0431     PINCTRL_PIN(48, "CNV_PA_BLANKING"),
0432     PINCTRL_PIN(49, "CPU_C10_GATEB"),
0433     PINCTRL_PIN(50, "CNV_BRI_DT"),
0434     PINCTRL_PIN(51, "CNV_BRI_RSP"),
0435     PINCTRL_PIN(52, "CNV_RGI_DT"),
0436     PINCTRL_PIN(53, "CNV_RGI_RSP"),
0437     PINCTRL_PIN(54, "CNV_MFUART2_RXD"),
0438     PINCTRL_PIN(55, "CNV_MFUART2_TXD"),
0439     PINCTRL_PIN(56, "SRCCLKREQB_16"),
0440     PINCTRL_PIN(57, "SRCCLKREQB_17"),
0441     PINCTRL_PIN(58, "BSSB_LS_RX"),
0442     PINCTRL_PIN(59, "BSSB_LS_TX"),
0443     /* vGPIO */
0444     PINCTRL_PIN(60, "CNV_BTEN"),
0445     PINCTRL_PIN(61, "CNV_BT_HOST_WAKEB"),
0446     PINCTRL_PIN(62, "CNV_BT_IF_SELECT"),
0447     PINCTRL_PIN(63, "vCNV_BT_UART_TXD"),
0448     PINCTRL_PIN(64, "vCNV_BT_UART_RXD"),
0449     PINCTRL_PIN(65, "vCNV_BT_UART_CTS_B"),
0450     PINCTRL_PIN(66, "vCNV_BT_UART_RTS_B"),
0451     PINCTRL_PIN(67, "vCNV_MFUART1_TXD"),
0452     PINCTRL_PIN(68, "vCNV_MFUART1_RXD"),
0453     PINCTRL_PIN(69, "vCNV_MFUART1_CTS_B"),
0454     PINCTRL_PIN(70, "vCNV_MFUART1_RTS_B"),
0455     PINCTRL_PIN(71, "vUART0_TXD"),
0456     PINCTRL_PIN(72, "vUART0_RXD"),
0457     PINCTRL_PIN(73, "vUART0_CTS_B"),
0458     PINCTRL_PIN(74, "vUART0_RTS_B"),
0459     PINCTRL_PIN(75, "vISH_UART0_TXD"),
0460     PINCTRL_PIN(76, "vISH_UART0_RXD"),
0461     PINCTRL_PIN(77, "vISH_UART0_CTS_B"),
0462     PINCTRL_PIN(78, "vISH_UART0_RTS_B"),
0463     PINCTRL_PIN(79, "vCNV_BT_I2S_BCLK"),
0464     PINCTRL_PIN(80, "vCNV_BT_I2S_WS_SYNC"),
0465     PINCTRL_PIN(81, "vCNV_BT_I2S_SDO"),
0466     PINCTRL_PIN(82, "vCNV_BT_I2S_SDI"),
0467     PINCTRL_PIN(83, "vI2S2_SCLK"),
0468     PINCTRL_PIN(84, "vI2S2_SFRM"),
0469     PINCTRL_PIN(85, "vI2S2_TXD"),
0470     PINCTRL_PIN(86, "vI2S2_RXD"),
0471     /* vGPIO_0 */
0472     PINCTRL_PIN(87, "ESPI_USB_OCB_0"),
0473     PINCTRL_PIN(88, "ESPI_USB_OCB_1"),
0474     PINCTRL_PIN(89, "ESPI_USB_OCB_2"),
0475     PINCTRL_PIN(90, "ESPI_USB_OCB_3"),
0476     PINCTRL_PIN(91, "USB_CPU_OCB_0"),
0477     PINCTRL_PIN(92, "USB_CPU_OCB_1"),
0478     PINCTRL_PIN(93, "USB_CPU_OCB_2"),
0479     PINCTRL_PIN(94, "USB_CPU_OCB_3"),
0480     /* GPP_B */
0481     PINCTRL_PIN(95, "PCIE_LNK_DOWN"),
0482     PINCTRL_PIN(96, "ISH_UART0_RTSB"),
0483     PINCTRL_PIN(97, "VRALERTB"),
0484     PINCTRL_PIN(98, "CPU_GP_2"),
0485     PINCTRL_PIN(99, "CPU_GP_3"),
0486     PINCTRL_PIN(100, "SX_EXIT_HOLDOFFB"),
0487     PINCTRL_PIN(101, "CLKOUT_48"),
0488     PINCTRL_PIN(102, "ISH_GP_7"),
0489     PINCTRL_PIN(103, "ISH_GP_0"),
0490     PINCTRL_PIN(104, "ISH_GP_1"),
0491     PINCTRL_PIN(105, "ISH_GP_2"),
0492     PINCTRL_PIN(106, "I2S_MCLK"),
0493     PINCTRL_PIN(107, "SLP_S0B"),
0494     PINCTRL_PIN(108, "PLTRSTB"),
0495     PINCTRL_PIN(109, "SPKR"),
0496     PINCTRL_PIN(110, "ISH_GP_3"),
0497     PINCTRL_PIN(111, "ISH_GP_4"),
0498     PINCTRL_PIN(112, "ISH_GP_5"),
0499     PINCTRL_PIN(113, "PMCALERTB"),
0500     PINCTRL_PIN(114, "FUSA_DIAGTEST_EN"),
0501     PINCTRL_PIN(115, "FUSA_DIAGTEST_MODE"),
0502     PINCTRL_PIN(116, "GPP_B_21"),
0503     PINCTRL_PIN(117, "GPP_B_22"),
0504     PINCTRL_PIN(118, "SML1ALERTB"),
0505     /* GPP_G */
0506     PINCTRL_PIN(119, "GPP_G_0"),
0507     PINCTRL_PIN(120, "GPP_G_1"),
0508     PINCTRL_PIN(121, "DNX_FORCE_RELOAD"),
0509     PINCTRL_PIN(122, "GMII_MDC_0"),
0510     PINCTRL_PIN(123, "GMII_MDIO_0"),
0511     PINCTRL_PIN(124, "SLP_DRAMB"),
0512     PINCTRL_PIN(125, "GPP_G_6"),
0513     PINCTRL_PIN(126, "GPP_G_7"),
0514     /* GPP_H */
0515     PINCTRL_PIN(127, "SRCCLKREQB_18"),
0516     PINCTRL_PIN(128, "GPP_H_1"),
0517     PINCTRL_PIN(129, "SRCCLKREQB_8"),
0518     PINCTRL_PIN(130, "SRCCLKREQB_9"),
0519     PINCTRL_PIN(131, "SRCCLKREQB_10"),
0520     PINCTRL_PIN(132, "SRCCLKREQB_11"),
0521     PINCTRL_PIN(133, "SRCCLKREQB_12"),
0522     PINCTRL_PIN(134, "SRCCLKREQB_13"),
0523     PINCTRL_PIN(135, "SRCCLKREQB_14"),
0524     PINCTRL_PIN(136, "SRCCLKREQB_15"),
0525     PINCTRL_PIN(137, "SML2CLK"),
0526     PINCTRL_PIN(138, "SML2DATA"),
0527     PINCTRL_PIN(139, "SML2ALERTB"),
0528     PINCTRL_PIN(140, "SML3CLK"),
0529     PINCTRL_PIN(141, "SML3DATA"),
0530     PINCTRL_PIN(142, "SML3ALERTB"),
0531     PINCTRL_PIN(143, "SML4CLK"),
0532     PINCTRL_PIN(144, "SML4DATA"),
0533     PINCTRL_PIN(145, "SML4ALERTB"),
0534     PINCTRL_PIN(146, "ISH_I2C0_SDA"),
0535     PINCTRL_PIN(147, "ISH_I2C0_SCL"),
0536     PINCTRL_PIN(148, "ISH_I2C1_SDA"),
0537     PINCTRL_PIN(149, "ISH_I2C1_SCL"),
0538     PINCTRL_PIN(150, "TIME_SYNC_0"),
0539     /* SPI0 */
0540     PINCTRL_PIN(151, "SPI0_IO_2"),
0541     PINCTRL_PIN(152, "SPI0_IO_3"),
0542     PINCTRL_PIN(153, "SPI0_MOSI_IO_0"),
0543     PINCTRL_PIN(154, "SPI0_MISO_IO_1"),
0544     PINCTRL_PIN(155, "SPI0_TPM_CSB"),
0545     PINCTRL_PIN(156, "SPI0_FLASH_0_CSB"),
0546     PINCTRL_PIN(157, "SPI0_FLASH_1_CSB"),
0547     PINCTRL_PIN(158, "SPI0_CLK"),
0548     PINCTRL_PIN(159, "SPI0_CLK_LOOPBK"),
0549     /* GPP_A */
0550     PINCTRL_PIN(160, "ESPI_IO_0"),
0551     PINCTRL_PIN(161, "ESPI_IO_1"),
0552     PINCTRL_PIN(162, "ESPI_IO_2"),
0553     PINCTRL_PIN(163, "ESPI_IO_3"),
0554     PINCTRL_PIN(164, "ESPI_CS0B"),
0555     PINCTRL_PIN(165, "ESPI_CLK"),
0556     PINCTRL_PIN(166, "ESPI_RESETB"),
0557     PINCTRL_PIN(167, "ESPI_CS1B"),
0558     PINCTRL_PIN(168, "ESPI_CS2B"),
0559     PINCTRL_PIN(169, "ESPI_CS3B"),
0560     PINCTRL_PIN(170, "ESPI_ALERT0B"),
0561     PINCTRL_PIN(171, "ESPI_ALERT1B"),
0562     PINCTRL_PIN(172, "ESPI_ALERT2B"),
0563     PINCTRL_PIN(173, "ESPI_ALERT3B"),
0564     PINCTRL_PIN(174, "GPP_A_14"),
0565     PINCTRL_PIN(175, "ESPI_CLK_LOOPBK"),
0566     /* GPP_C */
0567     PINCTRL_PIN(176, "SMBCLK"),
0568     PINCTRL_PIN(177, "SMBDATA"),
0569     PINCTRL_PIN(178, "SMBALERTB"),
0570     PINCTRL_PIN(179, "ISH_UART0_RXD"),
0571     PINCTRL_PIN(180, "ISH_UART0_TXD"),
0572     PINCTRL_PIN(181, "SML0ALERTB"),
0573     PINCTRL_PIN(182, "ISH_I2C2_SDA"),
0574     PINCTRL_PIN(183, "ISH_I2C2_SCL"),
0575     PINCTRL_PIN(184, "UART0_RXD"),
0576     PINCTRL_PIN(185, "UART0_TXD"),
0577     PINCTRL_PIN(186, "UART0_RTSB"),
0578     PINCTRL_PIN(187, "UART0_CTSB"),
0579     PINCTRL_PIN(188, "UART1_RXD"),
0580     PINCTRL_PIN(189, "UART1_TXD"),
0581     PINCTRL_PIN(190, "UART1_RTSB"),
0582     PINCTRL_PIN(191, "UART1_CTSB"),
0583     PINCTRL_PIN(192, "I2C0_SDA"),
0584     PINCTRL_PIN(193, "I2C0_SCL"),
0585     PINCTRL_PIN(194, "I2C1_SDA"),
0586     PINCTRL_PIN(195, "I2C1_SCL"),
0587     PINCTRL_PIN(196, "UART2_RXD"),
0588     PINCTRL_PIN(197, "UART2_TXD"),
0589     PINCTRL_PIN(198, "UART2_RTSB"),
0590     PINCTRL_PIN(199, "UART2_CTSB"),
0591     /* GPP_S */
0592     PINCTRL_PIN(200, "SNDW1_CLK"),
0593     PINCTRL_PIN(201, "SNDW1_DATA"),
0594     PINCTRL_PIN(202, "SNDW2_CLK"),
0595     PINCTRL_PIN(203, "SNDW2_DATA"),
0596     PINCTRL_PIN(204, "SNDW3_CLK"),
0597     PINCTRL_PIN(205, "SNDW3_DATA"),
0598     PINCTRL_PIN(206, "SNDW4_CLK"),
0599     PINCTRL_PIN(207, "SNDW4_DATA"),
0600     /* GPP_E */
0601     PINCTRL_PIN(208, "SATAXPCIE_0"),
0602     PINCTRL_PIN(209, "SATAXPCIE_1"),
0603     PINCTRL_PIN(210, "SATAXPCIE_2"),
0604     PINCTRL_PIN(211, "CPU_GP_0"),
0605     PINCTRL_PIN(212, "SATA_DEVSLP_0"),
0606     PINCTRL_PIN(213, "SATA_DEVSLP_1"),
0607     PINCTRL_PIN(214, "SATA_DEVSLP_2"),
0608     PINCTRL_PIN(215, "CPU_GP_1"),
0609     PINCTRL_PIN(216, "SATA_LEDB"),
0610     PINCTRL_PIN(217, "USB2_OCB_0"),
0611     PINCTRL_PIN(218, "USB2_OCB_1"),
0612     PINCTRL_PIN(219, "USB2_OCB_2"),
0613     PINCTRL_PIN(220, "USB2_OCB_3"),
0614     PINCTRL_PIN(221, "SPI1_CSB"),
0615     PINCTRL_PIN(222, "SPI1_CLK"),
0616     PINCTRL_PIN(223, "SPI1_MISO_IO_1"),
0617     PINCTRL_PIN(224, "SPI1_MOSI_IO_0"),
0618     PINCTRL_PIN(225, "SPI1_IO_2"),
0619     PINCTRL_PIN(226, "SPI1_IO_3"),
0620     PINCTRL_PIN(227, "GPP_E_19"),
0621     PINCTRL_PIN(228, "GPP_E_20"),
0622     PINCTRL_PIN(229, "ISH_UART0_CTSB"),
0623     PINCTRL_PIN(230, "SPI1_CLK_LOOPBK"),
0624     /* GPP_K */
0625     PINCTRL_PIN(231, "GSXDOUT"),
0626     PINCTRL_PIN(232, "GSXSLOAD"),
0627     PINCTRL_PIN(233, "GSXDIN"),
0628     PINCTRL_PIN(234, "GSXSRESETB"),
0629     PINCTRL_PIN(235, "GSXCLK"),
0630     PINCTRL_PIN(236, "ADR_COMPLETE"),
0631     PINCTRL_PIN(237, "GPP_K_6"),
0632     PINCTRL_PIN(238, "GPP_K_7"),
0633     PINCTRL_PIN(239, "CORE_VID_0"),
0634     PINCTRL_PIN(240, "CORE_VID_1"),
0635     PINCTRL_PIN(241, "GPP_K_10"),
0636     PINCTRL_PIN(242, "GPP_K_11"),
0637     PINCTRL_PIN(243, "SYS_PWROK"),
0638     PINCTRL_PIN(244, "SYS_RESETB"),
0639     PINCTRL_PIN(245, "MLK_RSTB"),
0640     /* GPP_F */
0641     PINCTRL_PIN(246, "SATAXPCIE_3"),
0642     PINCTRL_PIN(247, "SATAXPCIE_4"),
0643     PINCTRL_PIN(248, "SATAXPCIE_5"),
0644     PINCTRL_PIN(249, "SATAXPCIE_6"),
0645     PINCTRL_PIN(250, "SATAXPCIE_7"),
0646     PINCTRL_PIN(251, "SATA_DEVSLP_3"),
0647     PINCTRL_PIN(252, "SATA_DEVSLP_4"),
0648     PINCTRL_PIN(253, "SATA_DEVSLP_5"),
0649     PINCTRL_PIN(254, "SATA_DEVSLP_6"),
0650     PINCTRL_PIN(255, "SATA_DEVSLP_7"),
0651     PINCTRL_PIN(256, "SATA_SCLOCK"),
0652     PINCTRL_PIN(257, "SATA_SLOAD"),
0653     PINCTRL_PIN(258, "SATA_SDATAOUT1"),
0654     PINCTRL_PIN(259, "SATA_SDATAOUT0"),
0655     PINCTRL_PIN(260, "PS_ONB"),
0656     PINCTRL_PIN(261, "M2_SKT2_CFG_0"),
0657     PINCTRL_PIN(262, "M2_SKT2_CFG_1"),
0658     PINCTRL_PIN(263, "M2_SKT2_CFG_2"),
0659     PINCTRL_PIN(264, "M2_SKT2_CFG_3"),
0660     PINCTRL_PIN(265, "L_VDDEN"),
0661     PINCTRL_PIN(266, "L_BKLTEN"),
0662     PINCTRL_PIN(267, "L_BKLTCTL"),
0663     PINCTRL_PIN(268, "VNN_CTRL"),
0664     PINCTRL_PIN(269, "GPP_F_23"),
0665     /* GPP_D */
0666     PINCTRL_PIN(270, "SRCCLKREQB_0"),
0667     PINCTRL_PIN(271, "SRCCLKREQB_1"),
0668     PINCTRL_PIN(272, "SRCCLKREQB_2"),
0669     PINCTRL_PIN(273, "SRCCLKREQB_3"),
0670     PINCTRL_PIN(274, "SML1CLK"),
0671     PINCTRL_PIN(275, "I2S2_SFRM"),
0672     PINCTRL_PIN(276, "I2S2_TXD"),
0673     PINCTRL_PIN(277, "I2S2_RXD"),
0674     PINCTRL_PIN(278, "I2S2_SCLK"),
0675     PINCTRL_PIN(279, "SML0CLK"),
0676     PINCTRL_PIN(280, "SML0DATA"),
0677     PINCTRL_PIN(281, "SRCCLKREQB_4"),
0678     PINCTRL_PIN(282, "SRCCLKREQB_5"),
0679     PINCTRL_PIN(283, "SRCCLKREQB_6"),
0680     PINCTRL_PIN(284, "SRCCLKREQB_7"),
0681     PINCTRL_PIN(285, "SML1DATA"),
0682     PINCTRL_PIN(286, "GSPI3_CS0B"),
0683     PINCTRL_PIN(287, "GSPI3_CLK"),
0684     PINCTRL_PIN(288, "GSPI3_MISO"),
0685     PINCTRL_PIN(289, "GSPI3_MOSI"),
0686     PINCTRL_PIN(290, "UART3_RXD"),
0687     PINCTRL_PIN(291, "UART3_TXD"),
0688     PINCTRL_PIN(292, "UART3_RTSB"),
0689     PINCTRL_PIN(293, "UART3_CTSB"),
0690     PINCTRL_PIN(294, "GSPI3_CLK_LOOPBK"),
0691     /* JTAG */
0692     PINCTRL_PIN(295, "JTAG_TDO"),
0693     PINCTRL_PIN(296, "JTAGX"),
0694     PINCTRL_PIN(297, "PRDYB"),
0695     PINCTRL_PIN(298, "PREQB"),
0696     PINCTRL_PIN(299, "JTAG_TDI"),
0697     PINCTRL_PIN(300, "JTAG_TMS"),
0698     PINCTRL_PIN(301, "JTAG_TCK"),
0699     PINCTRL_PIN(302, "DBG_PMODE"),
0700     PINCTRL_PIN(303, "CPU_TRSTB"),
0701 };
0702 
0703 static const struct intel_padgroup adls_community0_gpps[] = {
0704     ADL_GPP(0, 0, 24, 0),               /* GPP_I */
0705     ADL_GPP(1, 25, 47, 32),             /* GPP_R */
0706     ADL_GPP(2, 48, 59, 64),             /* GPP_J */
0707     ADL_GPP(3, 60, 86, 96),             /* vGPIO */
0708     ADL_GPP(4, 87, 94, 128),            /* vGPIO_0 */
0709 };
0710 
0711 static const struct intel_padgroup adls_community1_gpps[] = {
0712     ADL_GPP(0, 95, 118, 160),           /* GPP_B */
0713     ADL_GPP(1, 119, 126, 192),          /* GPP_G */
0714     ADL_GPP(2, 127, 150, 224),          /* GPP_H */
0715 };
0716 
0717 static const struct intel_padgroup adls_community3_gpps[] = {
0718     ADL_GPP(0, 151, 159, INTEL_GPIO_BASE_NOMAP),    /* SPI0 */
0719     ADL_GPP(1, 160, 175, 256),          /* GPP_A */
0720     ADL_GPP(2, 176, 199, 288),          /* GPP_C */
0721 };
0722 
0723 static const struct intel_padgroup adls_community4_gpps[] = {
0724     ADL_GPP(0, 200, 207, 320),          /* GPP_S */
0725     ADL_GPP(1, 208, 230, 352),          /* GPP_E */
0726     ADL_GPP(2, 231, 245, 384),          /* GPP_K */
0727     ADL_GPP(3, 246, 269, 416),          /* GPP_F */
0728 };
0729 
0730 static const struct intel_padgroup adls_community5_gpps[] = {
0731     ADL_GPP(0, 270, 294, 448),          /* GPP_D */
0732     ADL_GPP(1, 295, 303, INTEL_GPIO_BASE_NOMAP),    /* JTAG */
0733 };
0734 
0735 static const struct intel_community adls_communities[] = {
0736     ADL_S_COMMUNITY(0, 0, 94, adls_community0_gpps),
0737     ADL_S_COMMUNITY(1, 95, 150, adls_community1_gpps),
0738     ADL_S_COMMUNITY(2, 151, 199, adls_community3_gpps),
0739     ADL_S_COMMUNITY(3, 200, 269, adls_community4_gpps),
0740     ADL_S_COMMUNITY(4, 270, 303, adls_community5_gpps),
0741 };
0742 
0743 static const struct intel_pinctrl_soc_data adls_soc_data = {
0744     .pins = adls_pins,
0745     .npins = ARRAY_SIZE(adls_pins),
0746     .communities = adls_communities,
0747     .ncommunities = ARRAY_SIZE(adls_communities),
0748 };
0749 
0750 static const struct acpi_device_id adl_pinctrl_acpi_match[] = {
0751     { "INTC1056", (kernel_ulong_t)&adls_soc_data },
0752     { "INTC1057", (kernel_ulong_t)&adln_soc_data },
0753     { "INTC1085", (kernel_ulong_t)&adls_soc_data },
0754     { }
0755 };
0756 MODULE_DEVICE_TABLE(acpi, adl_pinctrl_acpi_match);
0757 
0758 static INTEL_PINCTRL_PM_OPS(adl_pinctrl_pm_ops);
0759 
0760 static struct platform_driver adl_pinctrl_driver = {
0761     .probe = intel_pinctrl_probe_by_hid,
0762     .driver = {
0763         .name = "alderlake-pinctrl",
0764         .acpi_match_table = adl_pinctrl_acpi_match,
0765         .pm = &adl_pinctrl_pm_ops,
0766     },
0767 };
0768 module_platform_driver(adl_pinctrl_driver);
0769 
0770 MODULE_AUTHOR("Andy Shevchenko <andriy.shevchenko@linux.intel.com>");
0771 MODULE_DESCRIPTION("Intel Alder Lake PCH pinctrl/GPIO driver");
0772 MODULE_LICENSE("GPL v2");
[ Source navigation ] [ Diff markup ] [ Identifier search ] [ general search ]

This page was automatically generated by the 2.1.0 LXR engine.

The LXR team
Valid CSS 2.1! Valid HTML 4.01!